


M 2:1

Leiterplattenbohrbild  
PCB drillhole pattern



Dieser Bereich muß gleiches Potential auf der LP-Oberfläche haben

*This area must have same electrical potential on surface of PCB*

Schichtaufbau im metallisiertem Loch siehe Zeichnung 164062 Nr. 6 / 114124

*diameter of drilled hole see drawing 164062 No 6 / 114124*

1)  $\phi 1.0^{+0.09}_{-0.04}$  Durchmesser des metallisierten Loches

$\phi 1.0^{+0.09}_{-0.06}$  Diameter of finished plated-through hole



alle Löcher/  
all holes

214787	M4
214796	M3
214797	6-32UNC
214798	8-32UNC
Id.-Nr.: Part No.	Gewinde Thread

Copyright by ERNI GmbH Proprietary notice pursuant to ISO 9006 to be observed.	Information:	Tolerances		Scale	5:1
	All rights reserved. Only for Information. To ensure that this is the latest version of this drawing, please contact one of the ERNI companies before using.	Subject to modification without prior notice. Drawing will not be updated.		Designation	<b>SVA 6-polig EE</b> <b>Power Bug 6 pin EE</b>
d Index	23.11.2020 Date		www.ERNI.com	204820	I A3
				Class	EPSVA