


Ultra High-Speed Mixed Signal ASICs

Office: (310) 530-9400 Fax: (310) 530-9402 www.adsantec.com

ASNT6194-KHC DC-32*GHz* 1-to-2 Analog Signal Splitter

- DC to 32*GHz* broadband linear signal splitter
- One differential CML-type input port and two phase-matched differential CML-type output ports
- Differential input linearity range up to 800mV p-p
- Differential gain of approximately 0dB
- Adjustable currents for bandwidth and peaking control
- Low jitter and limited temperature variation over industrial temperature range
- Single +3.3V or -3.3V power supply
- Power consumption: 760*mW* typical
- Fabricated in SiGe for high performance, yield, and reliability
- Custom CQFN 24-pin package





DESCRIPTION




Fig. 1. Functional Block Diagram

The temperature stable ASNT6194-KHC 1-to-2 analog signal splitter is intended for use in high-speed interleaved ADCs or similar systems. The IC shown in Fig. 1 can receive a broad-band analog signal at its differential input dp/dn and effectively distribute it to two separate phase matched differential outputs q1p/q1n, q2p/q2n with a nominal gain of 0*dB*. Two low-speed analog current controls lef1c and lef3c are available for bandwidth and peaking adjustments. Both controls are very similar and change peaking of the part's frequency response at high frequencies (above 20GHz). lef1c has a higher impact on the frequency response and also improves linearity at low control voltages. A relatively flat frequency response can be achieved at lower control voltages but it may be not the best setting for the signal eye.

The part's I/O's support the CML logic interface with on chip 50Ohm termination to vcc and may be used differentially, AC/DC coupled, single-ended, or in any combination (also see POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically.

POWER SUPPLY CONFIGURATION

The part can operate with either negative supply (vcc = 0.0V = ground and vee = -3.3V), or positive supply (vcc = +3.3V and vee = 0.0V = ground). In case of the positive supply, all I/Os need AC termination when connected to any devices with 50*Ohm* termination to ground. Different PCB layouts will be needed for each different power supply combination.

All the characteristics detailed below assume vcc = 0.0V and vee = -3.3V.



ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 1 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground.

Parameter	Min	Max	Units
Supply Voltage (vee)		-3.6	V
Power supply current		300	mA
Input Voltage	vcc-1.0	vcc+0.4	V
RF Input Voltage Swing (SE)		0.8	V
Analog control voltages	vee	VCC	V
Case Temperature		+90	°С
Storage Temperature	-40	+100	°С
Operational Humidity	10	98	%
Storage Humidity	10	98	%

Table 1. Absolute Maximum Ratings

TERMINAL FUNCTION

TERMINAL		AL	DESCRIPTION		
Name	No.	Туре			
dp	21	CML	Differential high speed data inputs with internal SE 500hm		
dn	23	input	termination to VCC		
q1p	17	CML	Differential high speed data outputs with internal SE 500hm		
q1n	15	output	termination to vcc. Require external SE 500hm termination to vcc		
q2p	5	CML			
q2n	3	output			
ief1c	11	Analog	Analog current control with internal 64 <i>KOhm</i> termination to VCC		
ief3c	9	Control	and 72KOhm termination to vee.		
Supply and Termination Voltages					
Name	Name Description		Description	Pin Number	
vcc	vcc Positive power supply (+3.3 <i>V</i> or 0)		ter supply $(+3.3V \text{ or } 0)$	2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24	
vee	Negative power supply $(0V \text{ or } -3.3V)$		er supply $(0V \text{ or } -3.3V)$	1, 7, 13, 19	



ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
General Parameters					
vee	-3.1	-3.3	-3.5	V	$\pm 6\%$
VCC		0.0		V	External ground
Ivee	180	230	250	mA	
Power consumption	560	760	825	mW	
Junction temperature	-25	50	125	$^{\circ}C$	
	Inpu	it Analo	g (dp/dr	1)	
Bandwidth	DC		32	GHz	-3 <i>dB</i>
Common mode voltage level		VCC		V	Internally generated
			600	mV	Single ended, unused
Voltage aving plant	0				input not connected
Voltage swing, pk-pk					or AC terminated
	0		1000	mV	Differential
Input Noise Density		1.5		nV/sqrt(Hz)	
		-35		dB	at 3GHz
S11		-16		dB	at 10 <i>GHz</i>
511		-11		dB	at 20GHz
		-9		dB	at 25GHz
	Control	Signals	(ief1c/ie	ef3c)	
Control range	vee+0.8	3 V	/ee+ 1.8	V	
Default voltage level	V	ee+1.75	5	V	at $\pm 3.3V$ supply
Output Analog (q1p/q1n, q2p/q2n)					
Common mode level	vcc-0.55				With external 500hm
Common mode level			V	DC termination	
Small Signal Differential Gain		0		dB	up to 10 <i>GHz</i>
Output referred 1 <i>dB</i>	1			dBm	Single-Ended, 20 <i>GHz</i>
Compression Point				Single-Ended, 200672	
THD		0.3		%	at 1 <i>GHz</i>
THD		0.4		%	at 10 <i>GHz</i>
THD		0.9		%	at 25GHz
THD		3.5		%	at 35GHz



PACKAGE INFORMATION

The chip die is housed in a custom 24-pin CQFN package shown in Fig. 2. The package provides a center heat slug located on its back side to be used for heat dissipation. ADSANTEC recommends for this section to be soldered to the **vcc** plain, which is ground for a negative supply, or power for a positive supply.




Fig. 2. CQFN 24-Pin Package Drawing (All Dimensions in mm)



The part's identification label is ASNT6194-KHC. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 digits after the underscore represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per EU 2011/65/EU for all ten substances.

REVISION HISTORY

Revision	Date	Changes
1.3.2	11-2019	Corrected pinout diagram
		Corrected Terminal Function table
1.2.2	11-2019	Corrected input swing
		Corrected Absolute Maximum input swing
1.1.2	11-2019	Corrected pinout diagram
		Corrected range of analog controls
		Added description of analog controls
		Added maximum values of analog control voltages
1.0.2	10-2019	Preliminary release