onsemi

Micropower Undervoltage Sensing Circuits


MC34164, MC33164, NCV33164


The MC34164 series are undervoltage sensing circuits specifically designed for use as reset controllers in portable microprocessor based systems where extended battery life is required. These devices offer the designer an economical solution for low voltage detection with a single external resistor. The MC34164 series features a bandgap reference, a comparator with precise thresholds and built–in hysteresis to prevent erratic reset operation, an open collector reset output capable of sinking in excess of 6.0 mA, and guaranteed operation down to 1.0 V input with extremely low standby current. The MC devices are packaged in 3–pin TO–92 (TO–226AA), micro size TSOP–5, 8–pin SOIC–8 and Micro8 surface mount packages. The NCV device is packaged in SOIC–8.


Applications include direct monitoring of the 3.0 V or 5.0 V MPU/logic power supply used in appliance, automotive, consumer, and industrial equipment.


Features

- Temperature Compensated Reference
- Monitors 3.0 V (MC34164-3) or 5.0 V (MC34164-5) Power Supplies
- Precise Comparator Thresholds Guaranteed Over Temperature
- Comparator Hysteresis Prevents Erratic Reset
- Reset Output Capable of Sinking in Excess of 6.0 mA
- Internal Clamp Diode for Discharging Delay Capacitor
- Guaranteed Reset Operation With 1.0 V Input
- Extremely Low Standby Current: As Low as 9.0 µA
- Economical TO-92 (TO-226AA), TSOP-5, SOIC-8 and Micro8 Surface Mount Packages
- NCV Prefix for Automotive and Other Applications Requiring Site and Control Changes
- These Devices are Pb–Free and are RoHS Compliant









ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet.

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 8 of this data sheet.

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|---|--|--|--|
| Power Input Supply Voltage | V _{in} | -1.0 to 12 | V |
| Reset Output Voltage | Vo | -1.0 to 12 | V |
| Reset Output Sink Current | I _{Sink} | Internally Limited | mA |
| Clamp Diode Forward Current, Reset to Input Pin (Note 1) | IF | 100 | mA |
| Power Dissipation and Thermal Characteristics P Suffix, Plastic Package Maximum Power Dissipation @ $T_A = 25^{\circ}C$ Thermal Resistance, Junction-to-Air D Suffix, Plastic Package Maximum Power Dissipation @ $T_A = 25^{\circ}C$ Thermal Resistance, Junction-to-Air DM Suffix, Plastic Package Maximum Power Dissipation @ $T_A = 25^{\circ}C$ Thermal Resistance, Junction-to-Air | P _D R _{θJA} P _D R _{θJA} P _D R _{θJA} | 700 178 700 178 520 240 | mW °C/W mW °C/W mW °C/W |
| Operating Junction Temperature | Т _Ј | +150 | °C |
| Operating Ambient Temperature Range MC34164 Series MC33164 Series, NCV33164 | T _A | 0 to +70 - 40 to +125 | °C |
| Storage Temperature Range | T _{stg} | – 65 to +150 | °C |
| Electrostatic Discharge Sensitivity (ESD) Human Body Model (HBM) Machine Model (MM) | ESD | 4000 200 | V |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

MC34164-3, MC33164-3 SERIES, NCV33164-3

ELECTRICAL CHARACTERISTICS (For typical values $T_A = 25^{\circ}C$, for min/max values T_A is the operating ambient temperature range that applies [Notes 2 & 3], unless otherwise noted.)

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|------------------------------------|--------------|--------------|--------------|------|
| COMPARATOR | | | | | |
| Threshold Voltage High State Output (V _{in} Increasing) Low State Output (V _{in} Decreasing) Hysteresis (I _{Sink} = 100 μA) | V _{IH} V _{IL} | 2.55 2.55 | 2.71 2.65 | 2.80 2.80 | V |
| | V _H | 0.03 | 0.06 | - | |
| Output Sink Saturation ($V_{in} = 2.4 \text{ V}$, $I_{Sink} = 1.0 \text{ mA}$) ($V_{in} = 1.0 \text{ V}$, $I_{Sink} = 0.25 \text{ mA}$) | V _{OL} | | 0.14 0.1 | 0.4 0.3 | V |
| Output Sink Current (V _{in} , Reset = 2.4 V) | I _{Sink} | 6.0 | 12 | 30 | mA |
| Output Off-State Leakage (V _{in} , Reset = 3.0 V) (V _{in} , Reset = 10 V) | ^I R(leak) | - | 0.02 0.02 | 0.5 1.0 | μΑ |
| Clamp Diode Forward Voltage, Reset to Input Pin (I_F = 5.0 mA) | V _F | 0.6 | 0.9 | 1.2 | V |

TOTAL DEVICE

| Operating Input Voltage Range | V _{in} | 1.0 to 10 | - | - | V |
|---|-----------------|-----------|-----------|----------|----|
| Quiescent Input Current $V_{in} = 3.0 V$ $V_{in} = 6.0 V$ | l _{in} | | 9.0 24 | 15 40 | μΑ |

Maximum package power dissipation limits must be observed.
Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
T_{low} = 0°C for MC34164 T_{high} = +70°C for MC34164 = +125°C for MC33164, NCV33164

MC34164-5, MC33164-5 SERIES, NCV33164-5

ELECTRICAL CHARACTERISTICS (For typical values $T_A = 25^{\circ}C$, for min/max values T_A is the operating ambient temperature range that applies [Notes 5 & 6], unless otherwise noted.)

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|--|----------------------|----------------------|-------------------|------|
| COMPARATOR | | | | | - |
| Threshold Voltage High State Output (V _{in} Increasing) Low State Output (V _{in} Decreasing) Hysteresis (I _{Sink} = 100 μA) | V _{IH} V _{IL} V _H | 4.15 4.15 0.02 | 4.33 4.27 0.09 | 4.45 4.45 – | V |
| RESET OUTPUT | | • | | | |
| Output Sink Saturation (V_{in} = 4.0 V, I _{Sink} = 1.0 mA) (V_{in} = 1.0 V, I _{Sink} = 0.25 mA) | V _{OL} | | 0.14 0.1 | 0.4 0.3 | V |
| Output Sink Current (V _{in} , Reset = 4.0 V) | I _{Sink} | 7.0 | 20 | 50 | mA |
| Output Off-State Leakage $(V_{in}, \overline{\text{Reset}} = 5.0 \text{ V})$ $(V_{in}, \overline{\text{Reset}} = 10 \text{ V})$ | ^I R(leak) | | 0.02 0.02 | 0.5 2.0 | μΑ |
| Clamp Diode Forward Voltage, Reset to Input Pin ($I_F = 5.0 \text{ mA}$) | V _F | 0.6 | 0.9 | 1.2 | V |
| TOTAL DEVICE | • | • | | • | • |
| Operating Input Voltage Range | V _{in} | 1.0 to 10 | _ | - | V |
| | | | | | |

| Quiescent Input Current | l _{in} | | | | μA |
|-------------------------|-----------------|---|----|----|----|
| V _{in} = 5.0 V | | - | 12 | 20 | |
| V _{in} = 10 V | | - | 32 | 50 | |


4. Maximum package power dissipation limits must be observed.


5. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

6. $T_{low} = 0^{\circ}C$ for MC34164 $T_{high} = +70^{\circ}C$ for MC34164

= - 40°C for MC33164, NCV33164 = +125°C for MC33164, NCV33164

7. NCV prefix is for automotive and other applications requiring site and change control.











Figure 3. MC3X164–5 Reset Output Voltage versus Input Voltage






A time delayed reset can be accomplished with the addition of C_{DLY}. For systems with extremely fast power supply rise times (< 500 ns) it is recommended that the RC_{DLY} time constant be greater than 5.0 μ s. V_{th(MPU)} is the microprocessor reset input threshold.

Figure 14. Low Voltage Microprocessor Reset



| | Test Data | | | | |
|------------------------|--------------------------|-----------------------------|------------------------|--|--|
| V _H (mV) | ∆V _{th} (mV) | R_H (Ω) | R _L (kΩ) | | |
| 60 | 0 | 0 | 43 | | |
| 103 | 1.0 | 100 | 10 | | |
| 123 | 1.0 | 100 | 6.8 | | |
| 160 | 1.0 | 100 | 4.3 | | |
| 155 | 2.2 | 220 | 10 | | |
| 199 | 2.2 | 220 | 6.8 | | |
| 280 | 2.2 | 220 | 4.3 | | |
| 262 | 4.7 | 470 | 10 | | |
| 306 | 4.7 | 470 | 8.2 | | |
| 357 | 4.7 | 470 | 6.8 | | |
| 421 | 4.7 | 470 | 5.6 | | |
| 530 | 4.7 | 470 | 4.3 | | |

Comparator hysteresis can be increased with the addition of resistor R_H. The hysteresis equation has been simplified and does not account for the change of input current I_{in} as V_{in} crosses the comparator threshold (Figure 8). An increase of the lower threshold $\Delta V_{th(lower)}$ will be observed due to I_{in} which is typically 10 μ A at 4.3 V. The equations are accurate to \pm 10% with R_H less than 1.0 k Ω and R_L between 4.3 k Ω and 43 k Ω .






Figure 16. Voltage Monitor






Figure 18. MOSFET Low Voltage Gate Drive Protection Using the MC3X164-5


ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-----------------|---------------------|--------------------------|
| MC33164D-3G | SOIC-8 (Pb-Free) | 98 Units / Rail |
| MC33164D-3R2G | SOIC-8 (Pb-Free) | 2500 Units / Tape & Reel |
| NCV33164D-3R2G* | SOIC-8 (Pb-Free) | 2500 Units / Tape & Neel |
| MC33164DM-3R2G | Micro8 (Pb-Free) | 4000 Units / Tape & Reel |
| MC33164P-3G | TO–92 (Pb–Free) | 2000 Units / Box |
| MC33164P-3RAG | TO–92 (Pb–Free) | 2000 Units / Tape & Reel |
| MC33164P-3RPG | TO–92 (Pb–Free) | 2000 Units / Pack |
| MC33164D-5G | SOIC-8 (Pb-Free) | 98 Units / Rail |
| MC33164D-5R2G | SOIC-8 (Pb-Free) | |
| NCV33164D-5R2G* | SOIC-8 (Pb-Free) | 2500 Units / Tape & Reel |
| MC33164DM-5R2G | Micro8 (Pb–Free) | 4000 Units / Tape & Reel |
| MC33164P-5G | TO-92 (Pb-Free) | 2000 Units / Box |
| MC33164P-5RAG | TO-92 (Pb-Free) | 2000 Units / Tape & Reel |
| MC33164P-5RPG | TO-92 (Pb-Free) | 2000 Units / Pack |
| MC34164D-3G | SOIC-8 (Pb-Free) | 98 Units / Rail |
| MC34164D-3R2G | SOIC-8 (Pb-Free) | 2500 Units / Tape & Reel |
| MC34164DM-3R2G | Micro8 (Pb–Free) | 4000 Units / Tape & Reel |
| MC34164P-3G | TO-92 (Pb-Free) | 2000 Units / Box |
| MC34164P-3RPG | TO-92 (Pb-Free) | 2000 Units / Pack |
| MC34164D-5G | SOIC-8 (Pb-Free) | 98 Units / Rail |
| MC34164D-5R2G | SOIC-8 (Pb-Free) | 2500 Units / Tape & Reel |
| MC34164DM-5R2G | Micro8 (Pb–Free) | 4000 Units / Tape & Reel |
| MC34164SN-5T1G | TSOP-5 (Pb-Free) | 3000 Units / Tape & Reel |
| MC34164P-5G | TO-92 (Pb-Free) | 2000 Units / Box |
| MC34164P-5RAG | TO-92 (Pb-Free) | 2000 Units / Tape & Reel |
| MC34164P-5RPG | TO-92 (Pb-Free) | 2000 Units / Pack |

*NCV33164: $T_{low} = -40^{\circ}C$, $T_{high} = +125^{\circ}C$. Guaranteed by design. NCV prefix is for automotive and other applications requiring site and change control.

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


PIN CONNECTIONS AND MARKING DIAGRAMS





MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS





STYLES AND MARKING ON PAGE 3

| DOCUMENT NUMBER: | 98AON52857E | Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |
|---|-----------------------|---|-------------|--|--|
| DESCRIPTION: | TO-92 (TO-226) 1 WATT | | PAGE 1 OF 3 | | |
| ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. | | | | | |


© Semiconductor Components Industries, LLC, 2019




TO-92 (TO-226) 1 WATT CASE 29–10 ISSUE D

DATE 05 MAR 2021

FORMED LEAD





NDTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS,
- 4. DIMENSION ७ AND ७2 DOES NOT INCLUDE DAMBAR PROTRUSION. LEAD WIDTH INCLUDING PROTRUSION SHALL NOT EXCEED 0.20. DIMENSION ७2 LOCATED ABOVE THE DAMBAR PORTION OF MIDDLE LEAD.

| | M | ILLIMETER | 22 |
|-----|-------|-----------|-------|
| DIM | MIN. | NDM. | MAX. |
| Α | 3.75 | 3.90 | 4.05 |
| A1 | 1.28 | 1.43 | 1.58 |
| σ | 0.38 | 0.465 | 0.55 |
| b2 | 0.62 | 0.70 | 0.78 |
| с | 0.35 | 0.40 | 0.45 |
| D | 7.85 | 8.00 | 8.15 |
| Е | 4.75 | 4.90 | 5.05 |
| E2 | 3.90 | | |
| e | | 2.50 BSC | |
| L | 13.80 | 14.00 | 14.20 |
| L2 | 13.20 | 13.60 | 14.00 |
| L3 | | 3.00 REF | |

STYLES AND MARKING ON PAGE 3

| DOCUMENT NUMBER: | 98AON52857E | Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|---|-------------------------|--|-------------|
| DESCRIPTION: | : TO-92 (TO-226) 1 WATT | | PAGE 2 OF 3 |
| ON Semiconductor and I are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. | | | |

TO-92 (TO-226) 1 WATT CASE 29-10 ISSUE D

DATE 05 MAR 2021

2. SOURCE

STYLE 5: PIN 1. DRAIN

| 2. | EMITTER BASE COLLECTOR |
|--------------------------------|---------------------------------------|
| STYLE 6: PIN 1. 2. 3. | SOURCE & SUBSTRATE |
| 2. | ANODE CATHODE & ANODE CATHODE |
| 2. | ANODE GATE CATHODE |
| 2. | COLLECTOR EMITTER BASE |
| | V _{CC} GROUND 2 OUTPUT |
| | GATE DRAIN SOURCE |

STYLE 2: PIN 1. BASE 2. EMITTER 3. COLLECTOR STYLE 7: PIN 1. SOURCE 2. DRAIN 3. GATE STYLE 12: PIN 1. MAIN TERMINAL 1 2. GATE 3. MAIN TERMINAL 2 STYLE 17: PIN 1. COLLECTOR 2. BASE 3. EMITTER STYLE 22: PIN 1. SOURCE 2. GATE 3. DRAIN STYLE 27: PIN 1. MT 2. SUBSTRATE 3. MT STYLE 32 PIN 1. BASE 2. COLLECTOR 3. EMITTER

| style Pin | 1. 2. | ANODE ANODE CATHODE |
|--------------|----------|-------------------------------------|
| STYLE PIN | 1. 2. | DRAIN GATE SOURCE & SUBSTRATE |
| STYLE PIN | 1. 2. | ANODE 1 GATE CATHODE 2 |
| STYLE PIN | 1. 2. | ANODE CATHODE NOT CONNECTED |
| STYLE PIN | 1. 2. | GATE SOURCE DRAIN |
| Style Pin | 1. 2. | CATHODE ANODE GATE |
| STYLE PIN | 1. 2. | RETURN INPUT OUTPUT |
| | | |

STYLE 4: PIN 1. CATHODE 2. CATHODE 3. ANODE STYLE 9: PIN 1. BASE 1 2. EMITTER 3. BASE 2 STYLE 14: PIN 1. EMITTER 2. COLLECTOR 3. BASE STYLE 19: PIN 1. GATE 2. ANODE 3. CATHODE STYLE 24: PIN 1. EMITTER 2. COLLECTOR/ANODE 3. CATHODE STYLE 29: PIN 1. NOT CONNECTED 2. ANODE 3. CATHODE

STYLE 34:

PIN 1. INPUT

2. GROUND 3. LOGIC

3. GATE STYLE 10: PIN 1. CATHODE 2. GATE 3. ANODE STYLE 15: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 STYLE 20: PIN 1. NOT CONNECTED 2. CATHODE 3. ANODE STYLE 25: PIN 1. MT 1 2. GATE 3. MT 2 STYLE 30: PIN 1. DRAIN 2. GATE 3. SOURCE STYLE 35: PIN 1. GATE 2. COLLECTOR

3. EMITTER

GENERIC MARKING DIAGRAM*

XXXXX XXXXX ALYW

XXXX = Specific Device Code


- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
 - = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98AON52857E | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|--|-----------------------|---|-------------|
| DESCRIPTION: | TO-92 (TO-226) 1 WATT | | PAGE 3 OF 3 |
| ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. | | | |

onsemi



| DOCUMENT NUMBER: | 98ARB18753C | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|---|---------------|---|-------------|
| DESCRIPTION: | TSOP-5 PAGE 1 | | PAGE 1 OF 1 |
| onsemi and ONSEMi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or the rights of others. | | | |

onsemí



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|---|-------------|---|-------------|
| DESCRIPTION: | SOIC-8 NB | | PAGE 1 OF 2 |
| onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others. | | | |

SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|---|-------------|
| DESCRIPTION: | SOIC-8 NB | | PAGE 2 OF 2 |
| | | | |

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1





| DOCUMENT NUMBER: | 98ASB14087C | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|--|-------------|---|-------------|
| DESCRIPTION: | MICRO8 | | PAGE 1 OF 1 |
| ON Semiconductor and I are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. | | | |

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>