

April 1988 Revised March 1999

# 74F192

# Up/Down Decade Counter with Separate Up/Down Clocks

## **General Description**

The 74F192 is an up/down BCD decade (8421) counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are used as the clocks for a subsequent stage

without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load  $\overline{(PL)}$  and the Master Reset (MR) inputs asynchronously override the clocks.

#### **Features**


■ Guaranteed 4000V minimum ESD protection

# **Ordering Code:**


	Order Number	Package Number	Package Description
	74F192SJ M16D		16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F192PC N16E		N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **Logic Symbols**



# **Connection Diagram**



# Unit Loading/Fan Out

Die Nesses	Donash Harr	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>		
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>		
CPU	Count Up Clock Input (Active Rising Edge)	1.0/3.0	20 μA/–1.8 mA		
CP <sub>D</sub>	Count Down Clock Input (Active Rising Edge)	1.0/3.0	20 μA/–1.8 mA		
MR	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0	20 μA/–0.6 mA		
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA		
P <sub>0</sub> –P <sub>3</sub>	Parallel Data Inputs	1.0/1.0	20 μ <b>A</b> /–0.6 m <b>A</b>		
Q <sub>0</sub> –Q <sub>3</sub>	Flip-Flop Outputs	50/33.3	–1 mA/20 mA		
TC <sub>D</sub>	Terminal Count Down (Borrow) Output (Active LOW)	50/33.3	–1 mA/20 mA		
TC <sub>U</sub>	Terminal Count Up (Carry) Output (Active LOW)	50/33.3	−1 mA/20 mA		

#### **Functional Description**

The 74F192 is an asynchronously presettable decade counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW.

The Terminal Count Up  $(\overline{TC}_U)$  and Terminal Count Down  $(\overline{TC}_D)$  outputs are normally HIGH. When the circuit has reached the maximum count state 9, the next HIGH-to-LOW transition of the Count Up Clock will cause  $\overline{TC}_U$  to go LOW.  $\overline{TC}_U$  will stay LOW until CP $_U$  goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the  $\overline{TC}_D$  output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the  $\overline{TC}$  outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

$$\begin{aligned} & \overline{TC}_{U} = Q_{0} \cdot Q_{3} \cdot \overline{CP}_{U} \\ & \overline{TC}_{D} = \overline{Q}_{0} \cdot \overline{Q}_{1} \cdot \overline{Q}_{2} \cdot \overline{Q}_{3} \cdot \overline{CP}_{D} \end{aligned}$$


The 74F192 has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load  $(\overline{PL})$  and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input  $(P_0-P_3)$  is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each Q output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.


#### **Function Table**

MR	닏	СР	CPD	Mode
I	Х	Х	Х	Reset (Asyn.)
L	L	Х	Х	Preset (Asyn.)
L	Н	Н	Н	No Change
L	Н	~	Н	Count Up
L	Н	Н	\	Count Down

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- ✓ = LOW-to-HIGH Clock Transition

### **State Diagram**





# Absolute Maximum Ratings(Note 1)

-65°C to +150°C

Ambient Temperature under Bias -55°C to +125°C -55°C to +150°C Junction Temperature under Bias V<sub>CC</sub> Pin Potential to Ground Pin -0.5V to +7.0V Input Voltage (Note 2) -0.5V to +7.0V

Input Current (Note 2) -30 mA to +5.0 mA Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

Standard Output -0.5V to  $V_{\rm CC}$ 3-STATE Output -0.5V to +5.5V

Current Applied to Output

Storage Temperature

in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

# **Recommended Operating Conditions**

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**


Symbol	Parameter		Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	٧		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	٧	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	10% V <sub>CC</sub>	2.5			v	Min	I <sub>OH</sub> = -1 mA
		5% V <sub>CC</sub>	2.7			V I WIIII		I <sub>OH</sub> = -1 mA
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>			0.5	٧	Min	I <sub>OL</sub> = 20 mA
1 <sub>IH</sub>	Input HIGH Current				5.0	μА	Max	$V_{IN} = 2.7V$
I <sub>BVI</sub>	Input HIGH Current Breakdow	n Test			7.0	μΑ	Max	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH Leakage Curren	t			50	μΑ	Max	$V_{OUT} = V_{CC}$
V <sub>ID</sub>	Input Leakage		4.75			٧	0.0	I <sub>ID</sub> = 1.9 μA
	Test							All Other Pins Grounded
I <sub>OD</sub>	Output Leakage				3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV
	Circuit Current						All Other Pins Grounded	
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V, Except CP <sub>u</sub> , CP <sub>D</sub>
					-1.8			$V_{IN} = 0.5V$ , $CP_u$ , $CP_D$
los	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V
I <sub>CCL</sub>	Power Supply Current			38	55	mA	Max	V <sub>O</sub> = LOW


# **AC Electrical Characteristics**

	ool Parameter	T <sub>A</sub> = +25°C			T <sub>A</sub> = -55°C to +125°C		T <sub>A</sub> = 0°C to +70°C			
Symbol			V <sub>CC</sub> = +5.0V			C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		
Symbol			$C_L = 50 \text{ pF}$						Units	
		Min	Тур	Max	Min	Max	Min	Max		
f <sub>MAX</sub>	Maximum Clock Frequency	100	125		75		90		MHz	
t <sub>PLH</sub>	Propagation Delay CP <sub>U</sub> or	4.0	7.0	9.0	4.0	10.5	4.0	10.0	ns	
t <sub>PHL</sub>	CP <sub>D</sub> to $\overline{TC}_U$ or $\overline{TC}_D$	3.5	6.0	8.0	3.5	9.5	3.5	9.0	115	
t <sub>PLH</sub>	Propagation Delay	4.0	6.5	8.5	4.0	10.0	4.0	9.5	ns	
t <sub>PHL</sub>	CP <sub>U</sub> or CP <sub>D</sub> to Q <sub>n</sub>	5.5	9.5	12.5	5.5	14.0	5.5	13.5		
t <sub>PLH</sub>	Propagation Delay	3.0	4.5	7.0	3.0	8.5	3.0	8.0	ns	
t <sub>PHL</sub>	P <sub>n</sub> to Q <sub>n</sub>	6.0	11.0	14.5	6.0	16.5	6.0	15.5		
t <sub>PLH</sub>	Propagation Delay	5.0	8.5	11.0	5.0	13.5	5.0	12.0		
t <sub>PHL</sub>	PL to Q <sub>n</sub>	5.5	10.0	13.0	5.5	15.0	5.5	14.0	ns	
t <sub>PHL</sub>	Propagation Delay	6.5	11.0	14.5	6.5	16.0	6.5	15.5	ns	
	MR to Q <sub>n</sub>									
t <sub>PLH</sub>	Propagation Delay	6.0	10.5	13.5	6.0	15.0	6.0	14.5		
	MR to TC <sub>U</sub>									
t <sub>PHL</sub>	Propagation Delay	7.0	11.5	14.5	7.0	16.0	7.0	15.5		
	MR to TC <sub>D</sub>									
t <sub>PLH</sub>	Propagation Delay	7.0	12.0	15.5	7.0	18.5	7.0	16.5		
t <sub>PHL</sub>	PL to TC <sub>U</sub> or TC <sub>D</sub>	7.0	11.5	14.5	7.0	17.5	7.0	15.5	ns	
t <sub>PLH</sub>	Propagation Delay	7.0	11.5	14.5	7.0	16.5	7.0	15.5		
t <sub>PHL</sub>	P <sub>n</sub> to TC <sub>U</sub> or TC <sub>D</sub>	6.5	11.0	14.0	6.5	16.5	6.5	15.0	ns	

# **AC Operating Requirements**

		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		T <sub>A</sub> = -55°C to +125°C		T <sub>A</sub> = 0°C to +70°C		
Symbol	Parameter							Units
		Min	Max	Min	Max	Min	Max	1
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	4.5		6.0		5.0		ns
t <sub>S</sub> (L)	P <sub>n</sub> to PL	4.5		6.0		5.0		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		1
t <sub>H</sub> (L)	P <sub>n</sub> to PL	2.0		2.0		2.0		
t <sub>W</sub> (L)	PL Pulse Width, LOW	6.0		7.5		6.0		ns
t <sub>W</sub> (L)	CP <sub>U</sub> or CP <sub>D</sub>	5.0		7.0		5.0		ns
	Pulse Width, LOW							
t <sub>W</sub> (L)	CP <sub>U</sub> or CP <sub>D</sub>							
	Pulse Width, LOW	10.0		12.0		10.0		ns
	(Change of Direction)							
t <sub>W</sub> (H)	MR Pulse Width, HIGH	6.0		6.0		6.0		ns
t <sub>REC</sub>	Recovery Time	6.0		8.0		6.0		ns
	PL to CP <sub>U</sub> or CP <sub>D</sub>							
t <sub>REC</sub>	Recovery Time	4.0		4.5		4.0		ns
	MR to CP <sub>U</sub> or CP <sub>D</sub>							





16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com