

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

Am29C841/Am29C843 Am29C941/Am29C943

High-Performance CMOS Bus Interface Latches

DISTINCTIVE CHARACTERISTICS

- High-speed parallel latches
 - D-Y propagation delay = 7 ns typical
- Low standby power
- IOI = 24 mA, Commercial and Military

- JEDEC FCT-compatible specs
- Extra-wide (9- and 10-bit) data paths
- Am29C900 DIP pinout option reduces lead inductance on V_{CC} and GND pins

GENERAL DESCRIPTION


The Am29C841 and Am29C843 CMOS Bus Interface Latches are designed to eliminate the extra devices required to buffer stand alone latches and to provide extra data width for wider address/data paths or buses carrying parity. The Am29C800 latches are produced with AMD's exclusive CS-11 CMOS process, and feature typical propagation delays of 7 ns. as well as an output current drive of 24 mA.

The Am29C841 is a buffered, 10-bit version of the popular '373 function. The Am29C843 is a 9-bit buffered latch with Preset (PRE) and Clear (CLR) - ideal for parity bus interfacing in high-performance microprogrammed systems.


The Am29C841 and Am29C843 are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks. In addition, a DIP pinout option, featuring center V_{CC} and GND pins, reduces the lead inductance of the V_{CC} and GND pins. The ordering part numbers for CMOS latches with this pinout are the Am29C941 and Am29C943; their pinouts are shown later in this data sheet.

BLOCK DIAGRAMS


Am29C841



Am29C843





Issue Date: January 1988



LOGIC SYMBOLS

Am29C841





FUNCTION TABLES

Am29C841

| Inputs | | Internal | Outputs | | |
|----------|---|------------|---------|----------|-------------------|
| OE LE DI | | Ğ ı | Yi | Function | |
| Н | х | Х | Х | z | Hi-Z |
| Н | Н | L | Н | Z | Hi-Z |
| н | Н | н | L | Z | Hi-Z |
| н | L | х | NC | Z | Latched (Hi-Z) |
| L | Н | L | Н | L | Transparent |
| L | Н | Н | L | Н | Transparent |
| L | L | Х | NC | NC | Latched |

Am29C843

| | | Inputs | | | Internal | Outputs | |
|-----|------------------|--------|----------------|----|----------|---------|-------------------|
| ÇLR | CLR PRE OE LE DI | | Q ₁ | Yı | Function | | |
| Н | Н | Н | Х | Х | X | Z | Hi-Z |
| H | Н | Н | Н | Н | L | Z | Hi-Z |
| н | Н | Н | Н | L | Н | Z | Hi-Z |
| н | н | н | L | х | NC | z | Latched (Hi-Z) |
| Н | н | L | Н | Н | L | Н | Transparent |
| н | Н | L | Н | L | Н | L | Transparent |
| Н | Н | L | L | Х | NC | NC | Latched |
| Н | L | L | Х | Х | L | н | Preset |
| L | н | L | Х | Х | Н | L | Clear |
| L | L | L | Х | Х | Н | Н | Preset |
| L | н | н | L | x | L | Z | Latched (Hi-Z) |
| Н | L | н | L | х | L | Z | Latched (Hi-Z) |


H = HIGH L = LOW NC = No Change Z = High Impedance

X = Don't Care

ORDERING INFORMATION Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



| Valid Combinations | | | | | | | |
|--------------------|----------------------------------|--|--|--|--|--|--|
| AM29C841 | PC, PCB, DC, DCB, DE, SC, JC, | | | | | | |
| AM29C843 | LC LC | | | | | | |
| AM29C941 | PC, PCB, DC, | | | | | | |
| AM29C943 | DCB, DE | | | | | | |

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (If applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



| Valid Combinations | | | | | | | |
|--------------------|------------------|--|--|--|--|--|--|
| AM29C841 | /BLA, /BKA, /B3A | | | | | | |
| AM29C843 | /BLA, /BKA, /BSA | | | | | | |
| AM29C941 | /BLA | | | | | | |
| AM29C943 | /BLA | | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29C841/Am29C843

Data Inputs (Input) Di are the latch data inputs.

Data Outputs (Output)

Yi are the three state data outputs.

Latch Enable (Input, Active HIGH)

The latches are transparent when LE is HIGH. Input data is latched on a HIGH-to-LOW transition.

Output Enable (Input, Active LOW)

When \overline{OE} is LOW, the latch data is passed to the Y_i outputs. When OE is HIGH, the Yi outputs are in the high impedance state.

Am29C843 Only

PRE Preset (Input, Active LOW)

When PRE is LOW, the outputs are HIGH if OE is LOW. PRE overrides the CLR pin. PRE will set the latch independent of the state of OE.

CLR Clear (input, Active LOW)

When CLR is LOW, the internal latch is cleared. When CLR is LOW, the outputs are LOW if OE is LOW and PRE is HIGH. When CLR is HIGH, data can be entered into the latch.

reliability.

ABSOLUTE MAXIMUM RATINGS

| Storage Temperature65 to +150°C |
|--|
| Supply Voltage to Ground Potential |
| Continuous |
| DC Output Voltage0.5 V to V _{CC} + 0.5 V |
| DC Input Voltage0.5 V to +V _{CC} + 0.5 V |
| DC Output Diode Current: Into Output+50 mA |
| Out of Output50 mA |
| DC Input Diode Current: Into Input +20 mA |
| Out of input20 mA |
| DC Output Current per Pin: ISINK+48 mA (2 x IOL) |
| ISOURCE 30 mA (2 x I _{OH}) |
| Total DC Ground Current .(n x loL + m x lccT) mA (Note 1) |
| Total DC V _{CC} Current (n x I _{OH} + m x I _{CCT}) mA (Note 1) |
| Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality |

at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device

OPERATING RANGES

| Commercial (C) Devices | |
|---|------------------|
| Temperature (T _A) | 0 to +70°C |
| Supply Voltage (V _{CC}) | +4.5 V to +5.5 V |
| Military (M) and Extended Commercial | (E) Devices |
| Temperature (T _A) | 55 to +125°C |
| Supply Voltage (V _{CC}) | +4.5 V to +5.5 V |
| Operating ranges define those limits functionality of the device is guarantee | |

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A. Subgroups 1, 2, 3 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | | | Max. | Units |
|---------------------|------------------------------|---|--|---------------------|-------|------|---------------|
| V _{OH} | Output HIGH Voltage | V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL} | 2.4 | | Volts | | |
| VOL | Output LOW Voltage | V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL} I _{OL} = 24 mA | | | | 0.5 | Volts |
| V _{IH} | Input HiGH Voltage | Guaranteed Input Logi Voltage for All Inputs | 2.0 | | Volts | | |
| VIL | Input LOW Voltage | Guaranteed Input Logi Voltage for All Inputs | | 0.8 | Volts | | |
| VI | Input Clamp Voltage | V _{CC} = 4.5 V, I _{IN} = -18 | | -1.2 | Volts | | |
| | Input LOW Current | V _{CC} = 5.5 V, V _{IN} = GN | V _{CC} = 5.5 V, V _{IN} = GND | | | -10 | |
| l _{IL} | input LOW Current | V _{CC} = 5.5 V, V _{IN} = 0.4 | | -5 | μΑ | | |
| to . | Input HIGH Current | V _{CC} = 5.5 V, V _{IN} = 2.7 V | | | | 5 | μА |
| lін | Input High Current | V _{CC} = 5.5 V, V _{IN} = 5.5 V | | | | 10 | |
| lozh | Output Off-State Current | V _{CC} = 5.5 V, V ₀ = 5.5 V or 2.7 V (Note 3) | | | | +10 | μΑ |
| lozL | (High Impedance) | $V_{CC} = 5.5 \text{ V}, V_0 = 0.4$ | CC = 5.5 V, V ₀ = 0.4 V or GND (Note 3) | | | -10 | μΑ |
| Isc | Output Short-Circuit Current | V _{CC} = 5.5 V, V ₀ = 0 V | V _{CC} = 5.5 V, V ₀ = 0 V (Note 4) | | | | mA |
| laaa | Static Supply Current | | VIN = VCC or | MIL | | 160 | μΑ |
| Icco | | V _{CC} = 5.5 V | GND | COM'L | | 120 | <u>س</u> ر |
| ICCT | | Outputs Open | | Data Input | | 1.5 | |
| | | V _{IN} = 3.4 V | | OE, PRE, CLR, LE | | 3.0 | mA/Bit |
| Iccpt | Dynamic Supply Current | V _{CC} = 5.5 V (Note 5) | | | | 275 | μΑ/ΜΗz Bit |

Notes: 1. n = number of outputs, m = number of inputs.

- 2. Input thresholds are tested in combination with other DC parameters or by correlation.
- 3. Off-state currents are only tested at worst-case conditions of V_{OUT} = 5.5 V or 0.0 V.
 4. Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
 5. Measured at a frequency ≤ 10 MHz with 50% duty cycle.

⁺ Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

| | | | Test Conditions* | COMMERCIAL | | MILITARY | | |
|---------------------|--|-------------------------------|---|------------|------|----------|-------|----|
| Parameter Symbol | Parameter Description | Min. | | Max. | Min. | Max. | Units | |
| tplH | | | | | 11 | | 14 | ns |
| tphL | Data (D _i) to Output Y _i (LE - HIGI | н) | | | 11 | | 14 | ns |
| ts | Data to LE Setup Time | | | 3 | | 3 | | ns |
| tн | Data to LE Hold Time | | 1 | 4 | | 4 | | ns |
| tpLH | Latch Enable (LE) to Yi | Latch Enable (LE) to V | | | 12 | | 14 | ns |
| tpHL | 7 | | | | 12 | | 14 | ns |
| t _{PLH} | Propagation Delay, | · | Ì | | 13 | | 15 | ns |
| tpHL . | Preset to Yi | | | | 13 | | 15 | ns |
| t _{REC} | Preset (PRE _) to LE Setup | Preset (PRE) to LE Setup Time | | 4 | | 4 | | ns |
| tрын | Propagation Delay, | | C_L = 50 pF R_1 = 500 Ω R_2 = 500 Ω | | 12 | | 14 | ns |
| t _{PHL} | Clear to Yi | Clear to Yi | | | 12 | | 14 | ns |
| t _{REC} | Clear (CLR) to LE Setup Ti | ime | 1 | 3 | | 3 | | ns |
| tрwн | LE Pulse Width | HIGH | 1 | 6 | | 9 | | ns |
| tpwL | Preset Pulse Width | LOW | 1 | 8 | | 12 | | ns |
| tpWL | Clear Pulse Width | LOW | 1 | 8 | | 12 | | ns |
| ^t ZH | 0.4-4 5-44- 5-4 25-3 | | | | 12 | | 14 | ns |
| tzL | Output Enable Time OE L to Yi | | | | 12 | | 14 | ns |
| tнz | Output Disable Time OE _ to Yi | | 1 | | 12 | · | 14 | ns |
| t _{LZ} | | | | | 12 | | 14 | ns |

^{*}See Test Circuit and Waveforms.