# 840004-01

# RENESAS FemtoClock<sup>™</sup> Crystal-to-LVCMOS/LVTTL Frequency Synthesizer

### DATA SHEET

### **General Description**

The 840004-01 is a 4 output LVCMOS/LVTTL Synthesizer optimized to generate Ethernet reference clock frequencies. Using a 25MHz, 18pF parallel resonant crystal, the following frequencies can be generated based on the 2 frequency select pins (F\_SEL1:0): 156.25MHz, 125MHz, and 62.5MHz. The 840004-01 uses IDT's 3<sup>rd</sup> generation low phase noise VCO technology and can achieve 1ps or lower typical random rms phase jitter, easily meeting Ethernet jitter requirements. The 840004-01 is packaged in a small 20-pin TSSOP package.

### **Features**

- Four single-ended LVCMOS/LVTTL outputs  $17\Omega$  typical output impedance
- Selectable crystal oscillator interface or single-ended input
- Output frequency range: 56MHz 175MHz
- VCO range: 560MHz 700MHz
- RMS phase jitter at 156.25MHz (1.875MHz 20MHz): 0.52ps (typical)

#### Phase Noise:


| Offset | Noise Power   |
|--------|---------------|
| 100Hz  | -94.9 dBc/Hz  |
| 1kHz   | -119.6 dBc/Hz |
| 10kHz  | -128.9 dBc/Hz |
| 100kHz | -129.2 dBc/Hz |

- Full 3.3V or mixed 3.3V core/2.5V output supply modes
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package


#### Frequency Select Function Table for Ethernet Frequencies

|        |        | Input        |              |                 |                                           |
|--------|--------|--------------|--------------|-----------------|-------------------------------------------|
| F_SEL1 | F_SEL0 | M Div. Value | N Div. Value | M/N Ratio Value | Output Frequency (MHz), (25MHz Reference) |
| 0      | 0      | 25           | 4            | 6.25            | 156.25                                    |
| 0      | 1      | 25           | 5            | 5               | 125                                       |
| 1      | 0      | 25           | 10           | 2.5             | 62.5                                      |
| 1      | 1      | 25           | 5            | 5               | 125 (default)                             |

## **Block Diagram**



## **Pin Assignment**



#### 840004-01

20-Lead TSSOP 6.5mm x 4.4mm x 0.925mm package body G Package Top View

## Table 1. Pin Descriptions

| Number         | Name                 | Ту     | /pe      | Description                                                                                                                                                                                                 |
|----------------|----------------------|--------|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1, 20          | F_SEL0,<br>F_SEL1    | Input  | Pullup   | Frequency select pins. LVCMOS/LVTTL interface levels.                                                                                                                                                       |
| 2, 9           | nc                   | Unused |          | No connect.                                                                                                                                                                                                 |
| 3              | nXTAL_SEL            | Input  | Pulldown | Selects between the crystal or REF_CLK inputs as the PLL reference<br>source. When HIGH, selects REF_CLK. When LOW, selects XTAL<br>inputs. LVCMOS/LVTTL interface levels.                                  |
| 4              | REF_CLK              | Input  | Pulldown | Single-ended reference clock input. LVCMOS/LVTTL interface levels.                                                                                                                                          |
| 5              | OE                   | Input  | Pullup   | Output enable pin. When HIGH, the outputs are active. When LOW, the outputs are in a high impedance state. LVCMOS/LVTTL interface levels.                                                                   |
| 6              | MR                   | Input  | Pulldown | Active HIGH master reset. When logic HIGH, the internal dividers are reset causing the outputs to go low. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels. |
| 7              | nPLL_SEL             | Input  | Pulldown | PLL bypass. When LOW, the output is driven from the VCO output.<br>When HIGH, the PLL is bypassed and the output frequency = reference<br>clock frequency/N output divider. LVCMOS/LVTTL interface levels.  |
| 8              | V <sub>DDA</sub>     | Power  |          | Analog supply pin.                                                                                                                                                                                          |
| 10             | V <sub>DD</sub>      | Power  |          | Core supply pin.                                                                                                                                                                                            |
| 11,<br>12      | XTAL_OUT,<br>XTAL_IN | Input  |          | Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.                                                                                                                                 |
| 13, 19         | GND                  | Power  |          | Power supply ground.                                                                                                                                                                                        |
| 14, 15, 17, 18 | Q3, Q2, Q1, Q0       | Output |          | Single-ended clock outputs. 17 $\Omega$ typical output impedance. LVCMOS/ LVTTL interface levels.                                                                                                           |
| 16             | V <sub>DDO</sub>     | Power  |          | Output supply pin.                                                                                                                                                                                          |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## **Table 2. Pin Characteristics**

| Symbol                | Parameter                         | Test Conditions            | Minimum | Typical | Maximum | Units |
|-----------------------|-----------------------------------|----------------------------|---------|---------|---------|-------|
| C <sub>IN</sub>       | Input Capacitance                 |                            |         | 4       |         | pF    |
| C <sub>PD</sub>       | Power Dissipation Capacitance     |                            |         | 8       |         | pF    |
| R <sub>PULLUP</sub>   | Input Pullup Resistor             |                            |         | 51      |         | kΩ    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor           |                            |         | 51      |         | kΩ    |
| D                     | Output Impodence                  | V <sub>DDO</sub> = 3.3V±5% |         | 17      |         | Ω     |
| ΠΟΟΤ                  | R <sub>OUT</sub> Output Impedance | V <sub>DDO</sub> = 2.5V±5% |         | 21      |         | Ω     |

## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item                                     | Rating                           |
|------------------------------------------|----------------------------------|
| Supply Voltage, V <sub>DD</sub>          | 4.6V                             |
| Inputs, V <sub>I</sub>                   | -0.5V to V <sub>DD</sub> + 0.5V  |
| Outputs, V <sub>O</sub>                  | -0.5V to V <sub>DDO</sub> + 0.5V |
| Package Thermal Impedance, $\theta_{JA}$ | 73.2°C/W (0 lfpm)                |
| Storage Temperature, T <sub>STG</sub>    | -65°C to 150°C                   |

## **DC Electrical Characteristics**

Table 3A. Power Supply DC Characteristics,  $V_{DD}$  = 3.3V ± 5%,  $V_{DDO}$  = 3.3V ± 5% or 2.5V ± 5%,  $T_A$  = 0°C to 70°C

| Symbol           | Parameter             | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|-----------------|---------|---------|---------|-------|
| V <sub>DD</sub>  | Core Supply Voltage   |                 | 3.135   | 3.3     | 3.465   | V     |
| V <sub>DDA</sub> | Analog Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| M                | Output Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| V <sub>DDO</sub> |                       |                 | 2.375   | 2.5     | 2.625   | V     |
| I <sub>DD</sub>  | Power Supply Current  |                 |         |         | 100     | mA    |
| I <sub>DDA</sub> | Analog Supply Current |                 |         |         | 12      | mA    |
| I <sub>DDO</sub> | Output Supply Current |                 |         |         | 10      | mA    |

#### Table 3B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

| Symbol                                      | Parameter             |                                        | Test Conditions                                | Minimum | Typical | Maximum               | Units |
|---------------------------------------------|-----------------------|----------------------------------------|------------------------------------------------|---------|---------|-----------------------|-------|
| V <sub>IH</sub>                             | Input High Volta      | ge                                     | V <sub>DD</sub> = 3.465V                       | 2       |         | V <sub>DD</sub> + 0.3 | V     |
| V <sub>IL</sub>                             | Input Low Voltag      | ge                                     | V <sub>DD</sub> = 3.465V                       | -0.3    |         | 0.8                   | V     |
| I <sub>IH</sub>                             | Input<br>High Current | nXTAL_SEL,<br>nPLL_SEL,<br>REF_CLK, MR | V <sub>DD</sub> = V <sub>IN</sub> = 3.465V     |         |         | 150                   | μA    |
|                                             |                       | OE, F_SEL[0:1]                         | $V_{DD} = V_{IN} = 3.465V$                     |         |         | 5                     | μA    |
| I <sub>IL</sub>                             | Input<br>Low Current  | nXTAL_SEL,<br>nPLL_SEL,<br>REF_CLK, MR | V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V | -5      |         |                       | μA    |
|                                             |                       | OE, F_SEL[0:1]                         | $V_{DD} = 3.465 V, V_{IN} = 0 V$               | -150    |         |                       | μA    |
| V                                           | Output Lligh Vol      |                                        | $V_{DDO} = 3.3V \pm 5\%$                       | 2.6     |         |                       | V     |
| V <sub>OH</sub> Output High Voltage; NOTE 1 |                       | lage, NOTE T                           | $V_{DDO} = 2.5V \pm 5\%$                       | 1.8     |         |                       | V     |
| V <sub>OL</sub>                             | Output Low Volt       | age; NOTE 1                            | $V_{DDO} = 3.3V \pm 5\%$ or 2.5V ± 5%          |         |         | 0.5                   | V     |

NOTE 1: Outputs terminated with 50 $\Omega$  to V<sub>DDO</sub>/2. See Parameter Measurement Information section. Load Test Circuit diagrams.

#### Table 4. Crystal Characteristics

| Parameter                          | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------------------------|-----------------|---------|---------|---------|-------|
| Mode of Oscillation Fundamental    |                 |         |         |         |       |
| Frequency                          |                 |         | 25      |         | MHz   |
| Equivalent Series Resistance (ESR) |                 |         |         | 50      | Ω     |
| Shunt Capacitance                  |                 |         |         | 7       | pF    |
| Drive Level                        |                 |         |         | 1       | mW    |

### **AC Electrical Characteristics**

Table 5A. AC Characteristics,  $V_{DD}$  =  $V_{DDO}$  = 3.3V  $\pm$  5%,  $T_{A}$  = 0°C to 70°C

| Symbol                                       | Parameter                            | Test Conditions                                   | Minimum | Typical | Maximum | Units |
|----------------------------------------------|--------------------------------------|---------------------------------------------------|---------|---------|---------|-------|
|                                              |                                      | F_SEL[1:0] = 00                                   | 140     | 156.25  | 175     | MHz   |
| f <sub>out</sub>                             | Output Frequency                     | F_SEL[1:0] = 01 or 11                             | 112     | 125     | 140     | MHz   |
|                                              |                                      | F_SEL[1:0] = 10                                   | 56      | 62.5    | 70      | MHz   |
| <i>t</i> sk(o)                               | Output Skew: NOTE 1, 2               |                                                   |         |         | 60      | MHz   |
|                                              |                                      | 156.25MHz, Integration Range:<br>1.875MHz – 20MHz |         | 0.52    |         | ps    |
| tjit(Ø) RMS Phase Jitter (Random);<br>NOTE 3 | RMS Phase Jitter (Random);<br>NOTE 3 | 125MHz, Integration Range:<br>1.875MHz – 20MHz    |         | 0.65    |         | ps    |
|                                              |                                      | 62.5MHz, Integration Range:<br>1.875MHz – 20MHz   |         | 0.55    |         | ps    |
| t <sub>R</sub> / t <sub>F</sub>              | Output Rise/Fall Time                | 20% to 80%                                        | 200     |         | 700     | ps    |
| odo                                          | Output Duty Cycle                    | F_SEL[1:0] = 00, 01 or 11                         | 43      |         | 57      | %     |
| odc                                          |                                      | F_SEL[1:0] = 10                                   | 49      |         | 51      | %     |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO</sub>/2.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Please refer to the Phase Noise Plots.

| Symbol                          | Parameter                            | Test Conditions                                   | Minimum | Typical | Maximum | Units |
|---------------------------------|--------------------------------------|---------------------------------------------------|---------|---------|---------|-------|
|                                 |                                      | F_SEL[1:0] = 00                                   | 140     | 156.25  | 175     | MHz   |
| f <sub>out</sub>                | Output Frequency                     | F_SEL[1:0] = 01 or 11                             | 112     | 125     | 140     | MHz   |
|                                 |                                      | F_SEL[1:0] = 10                                   | 56      | 62.5    | 70      | MHz   |
| <i>t</i> sk(o)                  | Output Skew: NOTE 1, 2               |                                                   |         |         | 60      | MHz   |
|                                 |                                      | 156.25MHz, Integration Range:<br>1.875MHz – 20MHz |         | 0.48    |         | ps    |
| tjit(Ø)                         | RMS Phase Jitter (Random);<br>NOTE 3 | 125MHz, Integration Range:<br>1.875MHz – 20MHz    |         | 0.59    |         | ps    |
|                                 |                                      | 62.5MHz, Integration Range:<br>1.875MHz – 20MHz   |         | 0.53    |         | ps    |
| t <sub>R</sub> / t <sub>F</sub> | Output Rise/Fall Time                | 20% to 80%                                        | 200     |         | 700     | ps    |
| odc                             | Output Duty Ovala                    | F_SEL[1:0] = 00, 01 or 11                         | 43      |         | 57      | %     |
| UUC                             | Output Duty Cycle                    | F_SEL[1:0] = 10                                   | 49      |         | 51      | %     |


#### Table 5B. AC Characteristics, $V_{DD}$ = 3.3V ± 5%, $V_{DDO}$ = 2.5V ± 5%, $T_A$ = 0°C to 70°C

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDO</sub>/2.


NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Please refer to the Phase Noise Plots.




### Typical Phase Noise at 62.5MHz (3.3V)


Typical Phase Noise at 62.5MHz (2.5V)




-20 -30 **10Gb Ethernet Filter** -40 -50 125MHz -60 RMS Phase Jitter (Random) dBc Hz -70 1.875MHz to 20MHz = 0.65ps (typical) Noise Power -90 -100 -110 **Raw Phase Noise Data** -120 -130 -140 -150 -160 Phase Noise Result by adding a -170 10Gb Ethernet filter to raw data -180 -190-1M Offset Frequency (Hz)

## Typical Phase Noise at 125MHz (3.3V)






**Parameter Measurement Information** 



3.3V Core/3.3V LVCMOS Output Load AC Test Circuit




2 2


t<sub>PW</sub> x 100%

PERIOD


t<sub>PERIOD</sub>



3.3V Core/2.5V LVCMOS Output Load AC Test Circuit



**RMS Phase Jitter** 



Output Duty Cycle Pulse Width/Period

odc =

t<sub>PW</sub>

**Output Rise/Fall Time** 

Q0:Q3

## **Application Information**

### **Recommendations for Unused Input and Output Pins**

#### Inputs:

#### **Crystal Inputs**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

#### **REF\_CLK Input**

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the REF\_CLK to ground.

#### **LVCMOS Control Pins**

All control pins have internal pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **Outputs:**

#### **LVCMOS Outputs**

All unused LVCMOS outputs can be left floating. We recommend that there is no trace attached.

### **Power Supply Filtering Technique**

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 840004-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{DD,}$ ,  $V_{DDA}$  and  $V_{DDO}$  should be individually connected to the power supply plane through vias, and  $0.01\mu$ F bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic  $V_{DD}$  pin and also shows that  $V_{DDA}$  requires that an additional  $10\Omega$  resistor along with a  $10\mu$ F bypass capacitor be connected to the  $V_{DDA}$  pin.




Figure 1. Power Supply Filtering

### **Crystal Input Interface**

The 840004-01 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below were determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.




Figure 2. Crystal Input Interface

### LVCMOS to XTAL Interface

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50 $\Omega$  applications, R1 and R2 can be 100 $\Omega$ . This can also be accomplished by removing R1 and making R2 50 $\Omega$ .




Figure 3. General Diagram for LVCMOS Driver to XTAL Input Interface

### **Schematic Example**

Figure 4 shows a schematic example of the 840004-01. An exampleof LVCMOS termination is shown in this schematic. AdditionalLVCMOS termination approaches are shown in the LVCMOSTermination Application Note. In this example, an 18pF parallelresonant 25MHz crystal is used. The C1= 22pF andC2 = 22pF

are recommended for frequency accuracy. For different board layouts, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy.  $1k\Omega$  pullup or pulldown resistors can be used for the logic control input pins.




Figure 4. P.C. 840004-01 Schematic Example

## **Reliability Information**

Table 6.  $\theta_{\text{JA}}$  vs. Air Flow Table for a 20 Lead TSSOP


|                                                                                                              | $\theta_{\text{JA}}$ by Velocity |          |          |  |  |
|--------------------------------------------------------------------------------------------------------------|----------------------------------|----------|----------|--|--|
| Linear Feet per Minute                                                                                       | 0                                | 200      | 500      |  |  |
| Single-Layer PCB, JEDEC Standard Test Boards                                                                 | 114.5°C/W                        | 98.0°C/W | 88.0°C/W |  |  |
| Multi-Layer PCB, JEDEC Standard Test Boards                                                                  | 73.2°C/W                         | 66.6°C/W | 63.5°C/W |  |  |
| NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs. |                                  |          |          |  |  |

### **Transistor Count**

The transistor count for 840004-01: 3796

## Package Outline and Package Dimensions

Package Outline - G Suffix for 20 Lead TSSOP



#### Table 7. Package Dimensions for 20 Lead TSSOP

| All Din | All Dimensions in Millimeters |            |  |  |  |  |  |
|---------|-------------------------------|------------|--|--|--|--|--|
| Symbol  | Minimum                       | Maximum    |  |  |  |  |  |
| N       | 2                             | 0          |  |  |  |  |  |
| Α       |                               | 1.20       |  |  |  |  |  |
| A1      | 0.05                          | 0.15       |  |  |  |  |  |
| A2      | 0.80                          | 1.05       |  |  |  |  |  |
| b       | 0.19                          | 0.30       |  |  |  |  |  |
| С       | 0.09                          | 0.20       |  |  |  |  |  |
| D       | 6.40                          | 6.60       |  |  |  |  |  |
| E       | 6.40                          | Basic      |  |  |  |  |  |
| E1      | 4.30                          | 4.50       |  |  |  |  |  |
| е       | 0.65                          | Basic      |  |  |  |  |  |
| L       | 0.45                          | 0.75       |  |  |  |  |  |
| α       | 0°                            | <b>8</b> ° |  |  |  |  |  |
| aaa     |                               | 0.10       |  |  |  |  |  |

Reference Document: JEDEC Publication 95, MO-153



## **Ordering Information**

### Table 8. Ordering Information

| Part/Order Number | Marking      | Package                   | Shipping Packaging | Temperature |
|-------------------|--------------|---------------------------|--------------------|-------------|
| 840004AG-01LF     | ICS40004A01L | 20 Lead "Lead-Free" TSSOP | Tube               | 0°C to 70°C |
| 840004AG-01LFT    | ICS40004A01L | 20 Lead "Lead-Free" TSSOP | Tape & Reel        | 0°C to 70°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

# **Revision History Sheet**

| Rev | Table    | Page  | Description of Change                                                                                              | Date   |
|-----|----------|-------|--------------------------------------------------------------------------------------------------------------------|--------|
| В   | T5A, T5B | 4 - 5 | AC Characteristics Tables - revised Test Conditions for Output Duty Cycle.<br>Updated format throughout datasheet. |        |
| В   | Т8       | 13    | Ordering Information - removed leaded devices.<br>Updated data sheet format.                                       | 4/2/15 |



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/