

Burr-Brown Products





SBOS282B – DECEMBER 2003 – REVISED FEBRUARY 2005

# 0.05µV/°C max, SINGLE-SUPPLY CMOS OPERATIONAL AMPLIFIERS Zer⊘-Drift Series

# **FEATURES**

- LOW OFFSET VOLTAGE: 5µV (max)
- ZERO DRIFT: 0.05µV/°C max
- QUIESCENT CURRENT: 750µA (max)
- SINGLE-SUPPLY OPERATION
- LOW BIAS CURRENT: 200pA (max)
- SHUTDOWN
- MicroSIZE PACKAGES
- WIDE SUPPLY RANGE: 2.7V to 12V

# APPLICATIONS


- TRANSDUCER APPLICATIONS
- TEMPERATURE MEASUREMENTS
- ELECTRONIC SCALES
- MEDICAL INSTRUMENTATION
- BATTERY-POWERED INSTRUMENTS
- HANDHELD TEST EQUIPMENT

# DESCRIPTION

The OPA734 and OPA735 series of CMOS operational amplifiers use auto-zeroing techniques to simultaneously provide low offset voltage (5 $\mu$ V max) and near-zero drift over time and temperature. These miniature, high-precision, low quiescent current amplifiers offer high input impedance and rail-to-rail output swing within 50mV of the rails. Either single or bipolar supplies can be used in the range of +2.7V to +12V (±1.35V to ±6V). They are optimized for low-voltage, single-supply operation.

The OPA734 family includes a shutdown mode. Under logic control, the amplifiers can be switched from normal operation to a standby current that is  $9\mu$ A (max) and the output placed in a high-impedance state.

The single version is available in the MicroSIZE SOT23-5 (SOT23-6 for shutdown version) and the SO-8 packages. The dual version is available in the MSOP-8 and SO-8 packages (MSOP-10 only for the shutdown version). All versions are specified for operation from  $-40^{\circ}$ C to  $+85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

	Supply Voltage +13.2V
	Signal Input Terminals, Voltage <sup>(2)</sup> (V–) – 0.5V to (V+) + 0.5V
	Current <sup>(2)</sup> ±10mA
	Output Short Circuit <sup>(3)</sup> Continuous
	Operating Temperature40°C to +150°C
	Storage Temperature
	Junction Temperature+150°C
	Lead Temperature (soldering, 10s) +300°C
	ESD Rating (Human Body Model), OPA734 1000V
	ESD Rating (Human Body Model), OPA735, OPA2734, OPA2735 2000V
2	

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.
- (3) Short-circuit to ground, one amplifier per package.

#### PACKAGE/ORDERING INFORMATION<sup>(1)</sup>



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

RUMENTS www.ti.com

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT	PRODUCT PACKAGE-LEAD		SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
Shutdown Version						
OPA734	SOT23-6	DBV	-40°C to +85°C	NSB	OPA734AIDBVT	Tape and Reel, 250
"	"	"	"	"	OPA734AIDBVR	Tape and Reel, 3000
OPA734	SO-8	D	-40°C to +85°C	OPA734A	OPA734AID	Rails, 100
"	"	"	"	"	OPA734AIDR	Tape and Reel, 2500
OPA2734	MSOP-10	DGS	-40°C to +85°C	BGO	OPA2734AIDGST	Tape and Reel, 250
"	"	"	"	"	OPA2734AIDGSR	Tape and Reel, 2500
Non-Shutdown Version						
OPA735	SOT23-5	DBV	-40°C to +85°C	NSC	OPA735AIDBVT	Tape and Reel, 250
"	"	"	"	"	OPA735AIDBVR	Tape and Reel, 3000
OPA735	SO-8	D	-40°C to +85°C	OPA735A	OPA735AID	Rails, 100
"	"	"	"	"	OPA735AIDR	Tape and Reel, 2500
OPA2735	SO-8	D	-40°C to +85°C	OPA2735A	OPA2735AID	Rails, 100
"	"	"	"	"	OPA2735AIDR	Tape and Reel, 2500
OPA2735	MSOP-8	DGK	-40°C to +85°C	BGN	OPA2735AIDGKT	Tape and Reel, 250
"	"	"	"	"	OPA2735AIDGKR	Tape and Reel, 2500

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

# ELECTRICAL CHARACTERISTICS: $V_S = \pm 5V$ ( $V_S = +10V$ ) Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to $+85^{\circ}C$ .

At  $T_A = +25^{\circ}C$ ,  $R_L = 10k\Omega$  connected to  $V_S/2$ , and  $V_{OUT} = V_S/2$ , unless otherwise noted.


PARAMETER			OPA734, OPA734, OPA735					
PARAMETER		CONDITIONS	MIN	ТҮР	MAX	UNIT		
OFFSET VOLTAGE								
Input Offset Voltage	Vos			1	5	μV		
vs Temperature	dV <sub>OS</sub> /dT			0.01	0.05	μ <b>V/</b> ° <b>C</b>		
vs Power Supply	PSRR	V <sub>S</sub> = 2.7V to 12V, V <sub>CM</sub> = 0V		0.2	1.8	μ <b>V/V</b>		
Long-Term Stability				Note (1)				
Channel Separation, dc				0.1		μV/V		
INPUT BIAS CURRENT								
Input Bias Current	Ι <sub>Β</sub>	$V_{CM} = V_S/2$		±100	±200	pА		
over Temperature			See T	ypical Characte	-	pА		
Input Offset Current	los	$V_{CM} = V_S/2$		±200	±300	pА		
NOISE								
Input Voltage Noise, f = 0.01Hz to 1Hz	e <sub>n</sub>			0.8		μVpp		
Input Voltage Noise, f = 0.1Hz to 10Hz	e <sub>n</sub>			2.5		μV <sub>PP</sub>		
Input Voltage Noise Density, f = 1kHz	e <sub>n</sub>			135		nV/√Hz		
Input Current Noise Density, f = 1kHz	in			40		fA/√Hz		
INPUT VOLTAGE RANGE								
Common-Mode Voltage Range	VCM		(V–) – 0.1		(V+) – 1.5	v		
Common-Mode Rejection Ratio	CMRR	(V–) – 0.1V < V <sub>CM</sub> < (V+) – 1.5V	115	130		dB		
INPUT CAPACITANCE								
Differential				2		pF		
Common-Mode				10		pF		
OPEN-LOOP GAIN								
Open-Loop Voltage Gain	AOL	(V–) + 100mV < V <sub>O</sub> < (V+) – 100mV	115	130		dB		
FREQUENCY RESPONSE								
Gain-Bandwidth Product	GBW			1.6		MHz		
Slew Rate	SR	G = +1		1.5		V/µs		
OUTPUT								
Voltage Output Swing from Rail		R <sub>L</sub> = 10kΩ		20	50	mV		
Short-Circuit Current	ISC	-		±20		mA		
Open-Loop Output Impedance		$f = 1MHz$ , $I_O = 0$		125		Ω		
Capacitive Load Drive	CLOAD		See 7	Typical Characte	ristics			
ENABLE/SHUTDOWN								
<sup>t</sup> OFF				1.5		μs		
<sup>t</sup> ON <sup>(2)</sup>				150		μs		
V <sub>L</sub> (amplifier is shutdown)	İ		V-		(V–) + 0.8	V		
V <sub>H</sub> (amplifier is active)			(V–) + 2		V+	V		
IQSD (per amplifier)	İ		Ì	4	9	μΑ		
Input Bias Current of Enable Pin				3		μΑ		
POWER SUPPLY								
Operating Voltage Range	VS			2.7 to 12 (±1.35 to ±6)		V		
Quiescent Current (per amplifier)	lq	I <sub>O</sub> = 0		0.6	0.75	mA		
	~	-				1		
Specified Range			-40		+85	°C		
Operating Range			-40		+150	°C		
Storage Range			-65		+150	°Č		
Thermal Resistance	$\theta_{JA}$					°C/W		
SOT23-5, SOT23-6	~JA			200		°C/W		
MSOP-8, MSOP-10, SO-8				150		°C/W		

(1) 300-hour life test at 150°C demonstrated randomly distributed variation in the range of measurement limits—approximately 1µV.

(2) Device requires one complete auto-zero cycle to return to VOS accuracy.




#### **PIN CONFIGURATIONS**







#### **TYPICAL CHARACTERISTICS**

At  $T_A = +25^{\circ}C$ ,  $V_S = \pm 5V$  (same as +10V).




OUTPUT VOLTAGE DRIFT PRODUCTION DISTRIBUTION
















SBOS282B - DECEMBER 2003 - REVISED FEBRUARY 2005




#### **TYPICAL CHARACTERISTICS (continued)**


At  $T_A = +25^{\circ}C$ ,  $V_S = \pm 5V$  (same as +10V).





POSITIVE OVERVOLTAGE RECOVERY








#### **TYPICAL CHARACTERISTICS (continued)**

At  $T_A = +25^{\circ}C$ ,  $V_S = \pm 5V$  (same as +10V).





# **APPLICATIONS INFORMATION**

The OPA734 and OPA735 series of op amps are unity-gain stable and free from unexpected output phase reversal. They use auto-zeroing techniques to provide low offset voltage and demonstrate very low drift over time and temperature.

Good layout practice mandates the use of a  $0.1 \mu F$  capacitor placed closely across the supply pins.

For lowest offset voltage and precision performance, circuit layout and mechanical conditions should be optimized. Avoid temperature gradients that create thermoelectric (Seebeck) effects in thermocouple junctions formed from connecting dissimilar conductors. These thermally-generated potentials can be made to cancel by assuring that they are equal on both input terminals:

- 1. Use low thermoelectric-coefficient connections (avoid dissimilar metals).
- 2. Thermally isolate components from power supplies or other heat sources.
- 3. Shield op amp and input circuitry from air currents such as cooling fans.

Following these guidelines will reduce the likelihood of junctions being at different temperatures, which can cause thermoelectric voltages of  $0.1 \mu V/^{\circ}C$  or higher, depending on the materials used.

#### **OPERATING VOLTAGE**

The OPA734 and OPA735 op amp family operates with a power-supply range of +2.7V to +12V ( $\pm$ 1.35V to  $\pm$ 6V). Supply voltages higher than +13.2V (absolute maximum) can permanently damage the amplifier. Parameters that vary over supply voltage or temperature are shown in the Typical Characteristics section of this data sheet.

#### **OPA734 ENABLE FUNCTION**

The enable/shutdown digital input is referenced to the V– supply voltage of the op amp. A logic HIGH enables the op amp. A valid logic HIGH is defined as > (V-) + 2V. The valid logic HIGH signal can be up to the positive supply, independent of the negative power supply voltage. A valid logic LOW is defined as < 0.8V above the V– supply pin. If dual or split power supplies are used, be sure that logic input signals are properly referred to the negative supply voltage. The Enable pin is connected to internal pull-up circuitry and will enable the device if this pin is left open circuit. The logic input is a CMOS input. Separate logic inputs are provided for each op amp on the dual version. For battery-operated applications, this feature can be used to greatly reduce the average current and extend battery life.


The enable time is  $150\mu$ s, which includes one full auto-zero cycle required by the amplifier to return to V<sub>OS</sub> accuracy. Prior to returning to full accuracy, the amplifier may function properly, but with unspecified offset voltage.

Disable time is  $1.5\mu$ s. When disabled, the output assumes a high-impedance state. The disable state allows the OPA734 to be operated as a gated amplifier, or to have the output multiplexed onto a common analog output bus.

#### **INPUT VOLTAGE**

The input common-mode range extends from (V-) - 0.1V to (V+) - 1.5V. For normal operation, the inputs must be limited to this range. The common-mode rejection ratio is only valid within the specified input common-mode range. A lower supply voltage results in lower input common-mode range; therefore, attention to these values must be given when selecting the input bias voltage. For example, when operating on a single 3V power supply, common-mode range is from 0.1V below ground to half the power-supply voltage.

Normally, input bias current is approximately 100pA; however, input voltages exceeding the power supplies can cause excessive current to flow in or out of the input pins. Momentary voltages greater than the power supply can be tolerated if the input current is limited to 10mA. This is easily accomplished with an input resistor, as shown in Figure 1.



**Figure 1. Input Current Protection** 

#### INTERNAL OFFSET CORRECTION

The OPA734 and OPA735 series of op amps use an auto-zero topology with a time-continuous 1.6MHz op amp in the signal path. This amplifier is zero-corrected every 100 $\mu$ s using a proprietary technique. Upon power-up, the amplifier requires one full auto-zero cycle of approximately 100 $\mu$ s in addition to the start-up time for the bias circuitry to achieve specified V<sub>OS</sub> accuracy. Prior to this time, the amplifier may function properly but with unspecified offset voltage.



Low-gain (< 20) operation demands that the auto-zero circuitry correct for common-mode rejection errors of the main amplifier. Because these errors can be larger than 0.1% of a full-scale input step change, one calibration cycle ( $100\mu$ s) can be required to achieve full accuracy.

The term *clock* feedthrough describes the presence of the clock frequency in the output spectrum. In auto-zeroed op amps, clock feedthrough may result from the settling of the internal sampling capacitor, or from the small amount of charge injection that occurs during the sample-and-hold of the op amp offset voltage. Feedthrough can be minimized by keeping the source impedance relatively low (< 1k $\Omega$ ) and matching the source resistance is high (> 1k $\Omega$ ) feedthrough can generally be reduced with a capacitor of 1nF or greater in parallel with the source or feedback resistors. See the circuit application examples.

#### LAYOUT GUIDELINES

Attention to good layout practices is always recommended. Keep traces short. When possible, use a PCB ground plane with surface-mount components placed as close to the device pins as possible. Place a  $0.1\mu$ F capacitor closely across the supply pins. These guidelines should be applied throughout the analog circuit to improve performance and provide benefits such as reducing the electromagnetic-interference (EMI) susceptibility.




Figure 2. Single Op Amp Bridge Amplifier Circuit




Figure 3. Differential Output Bridge Amplifier



SBOS282B - DECEMBER 2003 - REVISED FEBRUARY 2005







Figure 4. Driving ADC










SBOS282B - DECEMBER 2003 - REVISED FEBRUARY 2005













SBOS282B - DECEMBER 2003 - REVISED FEBRUARY 2005






Figure 9. High-Precision 2-Input MUX for Programmable Gain




Figure 10. Low-Side Power-Supply Current Sensing



#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2734AIDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	Call TI   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	BGO	Samples
OPA2734AIDGST	ACTIVE	VSSOP	DGS	10	250	RoHS & Green	Call TI   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	BGO	Samples
OPA2735AID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 2735A	Samples
OPA2735AIDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 2735A	Samples
OPA2735AIDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	BGN	Samples
OPA2735AIDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	Call TI   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	BGN	Samples
OPA2735AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 2735A	Samples
OPA734AID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 734A	Samples
OPA734AIDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NSB	Samples
OPA734AIDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NSB	Samples
OPA735AID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 735A	Samples
OPA735AIDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NSC	Samples
OPA735AIDBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NSC	Samples
OPA735AIDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NSC	Samples
OPA735AIDBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NSC	Samples
OPA735AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 735A	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.



**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2735AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA734AIDBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA734AIDBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA735AIDBVR	SOT-23	DBV	5	3000	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
OPA735AIDBVT	SOT-23	DBV	5	250	178.0	8.4	3.3	3.2	1.4	4.0	8.0	Q3
OPA735AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

### PACKAGE MATERIALS INFORMATION

3-Jun-2022



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)					
OPA2735AIDR	SOIC	D	8	2500	356.0	356.0	35.0					
OPA734AIDBVR	SOT-23	DBV	6	3000	445.0	220.0	345.0					
OPA734AIDBVT	SOT-23	DBV	6	250	445.0	220.0	345.0					
OPA735AIDBVR	SOT-23	DBV	5	3000	565.0	140.0	75.0					
OPA735AIDBVT	SOT-23	DBV	5	250	565.0	140.0	75.0					
OPA735AIDR	SOIC	D	8	2500	356.0	356.0	35.0					

#### TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

#### TUBE



#### - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OPA2735AID	D	SOIC	8	75	506.6	8	3940	4.32
OPA2735AIDG4	D	SOIC	8	75	506.6	8	3940	4.32
OPA734AID	D	SOIC	8	75	506.6	8	3940	4.32
OPA735AID	D	SOIC	8	75	506.6	8	3940	4.32


## **DBV0006A**



### **PACKAGE OUTLINE**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.




### **DBV0006A**

# **EXAMPLE BOARD LAYOUT**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




### **DBV0006A**

### **EXAMPLE STENCIL DESIGN**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# **DGS0010A**



### **PACKAGE OUTLINE**

### VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



# DGS0010A

# **EXAMPLE BOARD LAYOUT**

### VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGS0010A

# **EXAMPLE STENCIL DESIGN**

### VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



### DGK (S-PDSO-G8)

### PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **DBV0005A**



### **PACKAGE OUTLINE**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



### DBV0005A

# **EXAMPLE BOARD LAYOUT**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### DBV0005A

### **EXAMPLE STENCIL DESIGN**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# D0008A



### **PACKAGE OUTLINE**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



### D0008A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### D0008A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated