



# Octal Buffer/Line Driver With 3-State Outputs (Inverting)

ELECTRICALLY TESTED PER:  
MIL-M-38510/32401

The 54LS240 is an Octal Buffer and Line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter/receiver which will provide improved PC board density.

- Hysteresis at Inputs to Improve Noise Margins
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Input Clamp Diodes Limit High-Speed Termination Effects

**Military 54LS240**




AVAILABLE AS:

- 1) JAN: JM38510/32401BXA
- 2) SMD: 7801201
- 3) 883C: 54LS240/BXAJC

X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: CERDIP: R  
CERFLAT: S  
LCC: 2

\*Call Factory for latest update

LOGIC DIAGRAM



PIN ASSIGNMENTS

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION A)
$\bar{G}1$	1	1	1	GND
1A1	2	2	2	GND
2Y4	3	3	3	VCC
1A2	4	4	4	GND
2Y3	5	5	5	VCC
1A3	6	6	6	GND
2Y2	7	7	7	VCC
1A4	8	8	8	GND
2Y1	9	9	9	VCC
GND	10	10	10	GND
2A1	11	11	11	GND
1Y4	12	12	12	VCC
2A2	13	13	13	GND
1Y3	14	14	14	VCC
2A3	15	15	15	GND
1Y2	16	16	16	VCC
2A4	17	17	17	GND
1Y1	18	18	18	VCC
$\bar{G}2$	19	19	19	GND
VCC	20	20	20	VCC

BURN-IN CONDITIONS:  
VCC = 5.0 V MIN/6.0 V MAX


TRUTH TABLE

Inputs		Output
1 $\bar{G}$ , 2 $\bar{G}$	D	
L	L	H
L	H	L
H	X	(Z)


H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial  
Z = HIGH Impedance

# 54LS240


## AC TEST CIRCUIT



## WAVEFORMS



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times, Three-State Outputs

54LS240

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+25°C		+125°C		-55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V <sub>OHH</sub>	Logical "1" Output Voltage	2.4		2.4		2.4		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3.0 mA, V <sub>IN</sub> = 0.7 V (other inputs are open), $\bar{G}1/\bar{G}2 = 0.7$ V or open per truth table.
V <sub>OHL</sub>	Logical "1" Output Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -12 mA, V <sub>IN</sub> = 0.5 V (other inputs are open), $\bar{G}1/\bar{G}2 = 0.5$ V or open per truth table.
V <sub>OL1</sub>	Logical "0" Output Voltage		0.4		0.4		0.4	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 12 mA, V <sub>IN</sub> = 2.0 V (other inputs are open), $\bar{G}1/\bar{G}2 = 0.7$ V or open per truth table.
V <sub>OL2</sub>	Logical "0" Output Voltage		0.45		0.45		0.45	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 18 mA, V <sub>IN</sub> = 2.0 V (other inputs are open), $\bar{G}1/\bar{G}2 = 0.7$ V or open per truth table.
V <sub>IC</sub>	Input Clamping Voltage		-1.5					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA, all other inputs are open.
I <sub>IH</sub>	Logical "1" Input Current		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, other inputs are open.
I <sub>IHH</sub>	Logical "1" Input Current		100		100		100	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 5.5 V, other inputs are open.
I <sub>IL</sub>	Logical "0" Input Current	-5.0	-200	-5.0	-200	-5.0	-200	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V, other inputs are open.
I <sub>OS</sub>	Output Short Circuit Current	-40	-225	-40	-225	-40	-225	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = GND (other inputs are open), V <sub>OUT</sub> = GND, $\bar{G}1/\bar{G}2 =$ GND or open per truth table.
I <sub>IOZH</sub>	Output Off Current High		20		20		20	μA	V <sub>CC</sub> = 5.5 V, all inputs are open, V <sub>OUT</sub> = 2.7 V, $\bar{G}1/\bar{G}2 = 2.0$ V or open per truth table.
I <sub>IOZL</sub>	Output Off Current Low		-20		-20		-20	μA	V <sub>CC</sub> = 5.5 V, all inputs are open, V <sub>OUT</sub> = 0.4 V, $\bar{G}1/\bar{G}2 = 2.0$ V or open per truth table.
I <sub>CCH</sub>	Power Supply Current		27		27		27	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = GND (all inputs).
I <sub>CCL</sub>	Power Supply Current		44		44		44	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V (all inputs), $\bar{G}1/\bar{G}2 =$ GND.
I <sub>CCZ</sub>	Power Supply Current Off		50		50		50	mA	V <sub>CC</sub> = 5.5 V, all inputs are open, $\bar{G}1/\bar{G}2 = 5.5$ V.
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical "0" Input Voltage		0.7		0.7		0.7	V	V <sub>CC</sub> = 4.5 V.

## 54LS240

Symbol	Parameter	Limits			Units	Test Condition (Unless Otherwise Specified)
		+25°C	+125°C	-55°C		
		Subgroup 7	Subgroup 8A	Subgroup 8B		
	Functional Tests					per Truth Table with $V_{CC} = 5.0\text{ V}$ , $V_{INL} = 0.4\text{ V}$ , and $V_{INH} = 2.4\text{ V}$ .

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+25°C		+125°C		-55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
tPHL1 tPHL1	Propagation Delay /Data-Output Output High-Low	2.0	18	2.0	23	2.0	23	ns	$V_{CC} = 5.0\text{ V}$ , $C_L = 50\text{ pF}$ , $R_L = 110\ \Omega$ . $V_{CC} = 5.0\text{ V}$ , $C_L = 45\text{ pF}$ , $R_L = 667\ \Omega$ .
tPLH1 tPLH1	Propagation Delay /Data-Output Output Low-High	2.0	14	2.0	18	2.0	18	ns	$V_{CC} = 5.0\text{ V}$ , $C_L = 50\text{ pF}$ , $R_L = 110\ \Omega$ . $V_{CC} = 5.0\text{ V}$ , $C_L = 45\text{ pF}$ , $R_L = 667\ \Omega$ .
tPLZ1 tPLZ1	Propagation Delay /Data-Output Output Low-High	2.0	30	2.0	39	2.0	39	ns	$V_{CC} = 5.0\text{ V}$ , $C_L = 50\text{ pF}$ , $R_L = 110\ \Omega$ . $V_{CC} = 5.0\text{ V}$ , $C_L = 45\text{ pF}$ , $R_L = 667\ \Omega$ .
tPHZ1 tPHZ1	Propagation Delay /Data-Output Output High-Low	2.0	35	2.0	45	2.0	45	ns	$V_{CC} = 5.0\text{ V}$ , $C_L = 50\text{ pF}$ , $R_L = 110\ \Omega$ . $V_{CC} = 5.0\text{ V}$ , $C_L = 45\text{ pF}$ , $R_L = 667\ \Omega$ .
tPZL1 tPZL1	Propagation Delay /Data-Output Output Low-High	2.0	30	2.0	39	2.0	39	ns	$V_{CC} = 5.0\text{ V}$ , $C_L = 50\text{ pF}$ , $R_L = 110\ \Omega$ . $V_{CC} = 5.0\text{ V}$ , $C_L = 45\text{ pF}$ , $R_L = 667\ \Omega$ .
tPZH1 tPZH1	Propagation Delay /Data-Output Output High-Low	2.0	30	2.0	39	2.0	39	ns	$V_{CC} = 5.0\text{ V}$ , $C_L = 50\text{ pF}$ , $R_L = 110\ \Omega$ . $V_{CC} = 5.0\text{ V}$ , $C_L = 45\text{ pF}$ , $R_L = 667\ \Omega$ .

**NOTES:**

1.  $C_L = 50\text{ pF} \pm 10\%$ .  $C_L$  includes scope probe and jig capacitance.
2. All diodes are 1N3064 or equivalent.
3. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
4. In the test circuit example, the phase relationships between inputs and outputs have been chosen arbitrarily.
5. All input pulses are supplied by generators having the following characteristics:  
PRR  $\leq 1.0\text{ MHz}$ ,  $t_p = 500\text{ ns}$ ,  $Z_{OUT} \approx 50\ \Omega$ ,  $V_{gen} = 3.0\text{ V}$ ,  $t_r \leq 15\text{ ns}$  and  $t_f \leq 6.0\text{ ns}$  between  $0.7\text{ V}$  and  $2.7\text{ V}$ .
6. The diode and resistor shown within the dotted area are optional. When the diode and resistor are used,  $V_{BIAS}$  shall be  $5.5\text{ V}$  for all tests except for  $t_{PHZ}$ . For  $t_{PHZ}$  tests,  $V_{BIAS}$  shall be  $-0.6\text{ V}$ .

6