

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



Am29821/823/825

High Performance Bus Interface Registers

DISTINCTIVE CHARACTERISTICS

- High-speed parallel registers with positive edge-triggered D-type flip-flops
 - Noninverting CP-Y $t_{PD} = 7.5$ ns typ
 - Inverting CP-Y $t_{PD} = 7.5$ ns typ
- Buffered common Clock Enable (\overline{EN})
- Buffered common asynchronous Clear Input (\overline{CLR})
- Three-state outputs glitch free during power-up and down
- Outputs have Schottky clamp p to ground
- 48 mA Commercial I_{OL}
- Low Input/output capacitance
 - 6 pF inputs (typical)
 - 8 pF outputs (typical)
- Metastable "Hardened" Registers
- I_{OH} specified at 2.0 V and 2.4 V
- 24-pin 0.3" space saving package
- IMOX™ high performance Implanted Oxide Isolated process

GENERAL DESCRIPTION


The Am29821/823/825 bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The Am29821 is a buffered, 10-bit wide version of the popular '374/'534 functions. The Am29823 is a 9-bit wide buffered register with Clock Enable (\overline{EN}) and Clear (\overline{CLR}) – ideal for parity bus interfacing in high performance microprogrammed systems. The Am29825 is an 8-bit buffered register with all the '323 controls plus mul-

ti-ple enables (\overline{OE}_1 , \overline{OE}_2 , \overline{OE}_3) to allow multiuser control of the interface, e.g., \overline{CS} , DMA, and RD/ \overline{WR} . It is ideal for use as an output port requiring high I_{OL}/I_{OH} .

All of the Am29800 high performance interface family are designed for high capacitance load drive capability while providing low capacitance bus loading at both inputs and outputs. All inputs are Schottky diode inputs, and all outputs are designed for low capacitance bus loading in the high impedance state.

BLOCK DIAGRAMS

Am29821




01420-001A

CONNECTION DIAGRAMS
Top View

Am29821


DIP



01420-004A

Am29823


DIP



01420-005A

Am29825


DIP



01420-006A


LOGIC SYMBOLS

**Am29821
10-Bit Register**




01420-007A

**Am29823
9-Bit Register**



01420-008A

**Am29825
8-Bit Register**




01420-009A

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option (If applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations	
AM29821	FC
AM29823	
AM29825	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

PIN DESCRIPTION

D_i

The D flip-flop data inputs.

CL \bar{R}

For both inverting and noninverting register, when the clear input is LOW and \overline{OE} is LOW, the Q_i outputs are LOW. When the clear input is HIGH, data can be entered into the register.

CP

Clock Pulse for the Register; enters data into the register on the LOW-to-HIGH transition

Y_i

The register three-state outputs

Note:

1. The Am29823 and Am29825 registers achieve short throughput delay and setup time and reduced power consumption by means of a clock gating and latching circuit. This circuit is sensitive to very short (<3 ns) HIGH-to-LOW-to-HIGH going spikes on \overline{EN} while CP is HIGH. The designer should be aware of this and avoid the use of decoders or other potentially glitching devices in the \overline{EN} logic.

\overline{EN}

Clock Enable. When the clock enable is LOW, data on the D_i input is transferred to the Q_i output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the Q_i outputs do not change state, regardless of the data or clock input transitions. (Note 1.)

\overline{OE}

Output Control. When the \overline{OE} input is HIGH, the Y_i outputs are in the high impedance state. When the \overline{OE} input is LOW, the TRUE register data is present at the Y_i outputs.

FUNCTION TABLE

Inputs					Internal	Outputs	Function
\overline{OE}	\overline{CLR}	\overline{EN}	D _i	CP	Q _i	Y _i	
H	X	L	L	↑	L	Z	Hi-Z
H	X	L	H	↑	H	Z	
H	L	X	X	X	L	Z	Clear
L	L	X	X	X	L	L	
H	H	H	X	X	NC	Z	Hold
L	H	H	X	X	NC	NC	
H	H	L	L	↑	L	Z	Load
H	H	L	H	↑	H	Z	
L	H	L	L	↑	L	L	
L	H	L	H	↑	H	H	

H = HIGH

L = LOW

X = Don't Care

NC = No Change

↑ = LOW-to-HIGH Transition

Z = High Impedance

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage to Ground Potential Continuous	-0.5 V to +7.0 V
DC Voltage Applied to Outputs for High Output State	-0.5 V to +5.5 V
DC Input Voltage	-0.5 V to +5.5 V
DC Output Current, Into Output	100 mA
DC Input Current	-30 mA to +5.0 mA

OPERATING RANGES

Commercial (C) Devices	
Ambient Temperature, (T _A)	0°C to +70°C
Supply Voltage, (V _{CC})	5.0 V ± 10% 4.5 V to 5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

DC CHARACTERISTICS over operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}	I _{OH} = -15 mA I _{OH} = -24 mA	2.4 2.0	V
V _{OL}	Output LOW Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}	I _{OL} = 48 mA	0.5	V
V _{IH}	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs	2.0		V
V _{IL}	Input LOW Level	Guaranteed input logical LOW voltage for all inputs		0.8	V
V _I	Input Clamp Voltage	V _{CC} = 4.5 V, I _{IN} = -18 mA		-1.2	V
I _{IL}	Input LOW Current	V _{CC} = 5.5 V, V _{IN} = 0.4 V	Data, $\overline{\text{CLR}}$ $\overline{\text{OE}}$, $\overline{\text{EN}}$, CP	-1.0 -2.0	mA
I _{IH}	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 2.7 V		50	μA
I _I	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 5.5 V		1.0	mA
I _{oz}	Output Off-State (Hi-Z) Output Current	V _{CC} = 5.5 V	V _O = 0.4 V V _O = 2.4 V	-50 50	μA
I _{sc}	Output Short Circuit Current (Note 1)	V _{CC} = 5.5 V		-75 -250	mA
I _{CC}	Supply Current (Note 2)	V _{CC} = 5.5 V Outputs Open $\overline{\text{EN}}$ = LOW	Over Temperature Range +70°C	140 130	mA

Notes:

- Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.
- Clock input, CP, is HIGH after clocking in data to produce outputs = LOW.








SWITCHING CHARACTERISTICS (T_A = 25°C, V_{CC} = 5.0 V)

Parameter Symbol	Parameter Description	Test Conditions (Note 1)	Min.	Typ.	Max.	Unit	
t _{PLH}	Propagation Delay Clock to Y _i (\overline{OE} = LOW)	C _L = 50 pF	3.5		8.5	ns	
t _{PHL}			3.5		10.5	ns	
t _{PLH}		C _L = 300 pF			14	ns	
t _{PHL}					18	ns	
t _s	Data to CP Setup Time	C _L = 50 pF	2.0	0		ns	
t _H	Data to CP Hold Time		2.0	0.5		ns	
t _s	Enable (\overline{EN} \downarrow) to CP Setup Time		3.0	1.5		ns	
t _s	Enable (\overline{EN} \uparrow) to CP Setup Time		3.0	1.5		ns	
t _H	Enable (\overline{EN}) Hold Time		0	-1.5		ns	
t _{PHL}	Propagation Delay, Clear to Y _i				12.9	15.0	ns
t _s	Clear Recovery (\overline{CLR} \downarrow) Time			5.0	1.1		ns
t _{PWH}	Clock Pulse Width		HIGH	5.0	3.5		ns
t _{PWL}		LOW	5.0	3.0		ns	
t _{PWL}	Clear (\overline{CLR} = LOW) Pulse Width		5.0	4.0		ns	
t _{ZH}	Output Enable Time \overline{OE} \downarrow to Y _i	C _L = 300 pF			17	ns	
t _{ZL}					21	ns	
t _{ZH}		C _L = 50 pF			11.5	12	ns
t _{ZL}					11.0	12	ns
t _{HZ}	Output Disable Time \overline{OE} \uparrow to Y _i	C _L = 50 pF			9	ns	
t _{LZ}					9	ns	
t _{HZ}		C _L = 5 pF			5.2	8	ns
t _{LZ}					5.5	8	ns

Note:

1. See test circuit and waveforms (Chapter 2).


SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions (Note 1)	Min.	Max.	Unit	
t _{PLH}	Propagation Delay Clock to Y _i (\overline{OE} = LOW)	C _L = 50 pF	3.5	10	ns	
t _{PHL}			3.5	12	ns	
t _{PLH}		C _L = 300 pF		16	ns	
t _{PHL}				20	ns	
t _s	Data to CP Setup Time	C _L = 50 pF	4		ns	
t _H	Data to CP Hold Time		2		ns	
t _s	Enable (\overline{EN} ) to CP Setup Time		4		ns	
t _s	Enable (\overline{EN} ) to CP Setup Time		4		ns	
t _H	Enable (\overline{EN}) Hold Time		2		ns	
t _{PHL}	Propagation Delay, Clear to Y _i			20	ns	
t _s	Clear Recovery (\overline{CLR} ) Time		7		ns	
t _{PWH}	Clock Pulse Width		HIGH	7		ns
t _{PWL}			LOW	7		ns
t _{PWL}	Clear (\overline{CLR} = LOW) Pulse Width		7		ns	
t _{ZH}	Output Enable Time \overline{OE} ) to Y _i	C _L = 300 pF		20	ns	
t _{ZL}				23	ns	
t _{ZH}		C _L = 50 pF		14	ns	
t _{ZL}				14	ns	
t _{HZ}	Output Disable Time \overline{OE} ) to Y _i	C _L = 50 pF		16	ns	
t _{LZ}				12	ns	
t _{HZ}		C _L = 5 pF		9	ns	
t _{LZ}				9	ns	

Note:

1. See test circuit and waveforms (Chapter 2).

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



01420-010A