# IDT5T93GL16

# 2.5V LVDS, 1:16 Glitchless Clock Buffer TERABUFFER™ II

### DATA SHEET

## **General Description**



The IDT5T93GL16 2.5V differential clock buffer is a user-selectable differential input to sixteen LVDS outputs. The fanout from a differential input to sixteen LVDS outputs reduces loading on the preceding driver and provides an efficient clock distribution network.

The IDT5T93GL16 can act as a translator from a differential HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V), CML, or LVDS input to LVDS outputs. A single-ended 3.3V / 2.5V LVTTL input can also be used to translate to LVDS outputs. The redundant input capability allows for a glitchless change-over from a primary clock source to a secondary clock source. Selectable inputs are controlled by SEL. During the switchover, the output will disable low for up to three clock cycles of the previously-selected input clock. The outputs will remain low for up to three clock cycles of the newly-selected clock, after which the outputs will start from the newly-selected input. A FSEL pin has been implemented to control the switchover in cases where a clock source is absent or is driven to DC levels below the minimum specifications.

The IDT5T93GL16 outputs can be asynchronously enabled/disabled. When disabled, the outputs will drive to the value selected by the GL pin. Multiple power and grounds reduce noise.


# Applications

Clock distribution

### **Features**


- Guaranteed low skew: <25ps (maximum)
- Very low duty cycle distortion: <100ps (maximum)
- High speed propagation delay: <2ns (maximum)
- Up to 650MHz operation
- Glitchless input clock switching
- Selectable inputs
- · Hot insertable and over-voltage tolerant inputs
- 3.3V/2.5V LVTTL, HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V), CML or LVDS input interfaces
- · Selectable differential inputs to sixteen LVDS outputs
- Power-down mode
- At power-up, FSEL should be LOW
- 2.5V V<sub>DD</sub>
- -40°C to 85°C ambient operating temperature
- Available in VFQFPN package

### **Pin Assignment**



Top View

## **Block Diagram**



Name		Туре	Description
A[1:2]	Input	Adjustable <sup>(1, 4)</sup>	Clock input. A[1:2] is the "true" side of the differential clock input.
Ā[1:2]	Input	Adjustable <sup>(1, 4)</sup>	Complementary clock inputs. $\overline{A[1:2]}$ is the complementary side of A[1:2]. For LVTTL single-ended operation, $\overline{A[1:2]}$ should be set to the desired toggle voltage for A[1:2]: 3.3V LVTTL VREF = 1650mV 2.5V LVTTL VREF = 1250mV
G1	Input	LVTTL	Gate control for differential outputs Q1 and $\overline{Q1}$ through Q8 and $\overline{Q8}$ . When $\overline{G1}$ is LOW, the differential outputs are active. When $\overline{G1}$ is HIGH, the differential outputs are asynchronously driven to the level designated by $GL^{(2)}$ .
<u>G2</u>	Input	LVTTL	Gate control for differential outputs Q9 and $\overline{Q9}$ through Q16 and $\overline{Q16}$ . When $\overline{G2}$ is LOW, the differential outputs are active. When $\overline{G2}$ is HIGH, the differential outputs are asynchronously driven to the level designated by $GL^{(2)}$ .
GL	Input	LVTTL	Specifies output disable level. If HIGH, "true" outputs disable HIGH and "complementary" outputs disable LOW. If LOW, "true" outputs disable LOW and "complementary" outputs disable HIGH.
Q[1:16]	Output	LVDS	Clock outputs.
Q[1:16]	Output	LVDS	Complementary clock outputs.
SEL	Input	LVTTL	Reference clock select. When LOW, selects A2 and $\overline{A2}$ . When HIGH, selects A1 and $\overline{A1}$ .
PD	Input	LVTTL	Power-down control. Shuts off entire chip. If LOW, the device goes into LOW power mode. Inputs and outputs are disabled. Both "true" and "complementary" outputs will pull to VDD. Set HIGH for normal operation. <sup>(3)</sup>
FSEL	Input	LVTTL	At a rising edge, FSEL forces select to the input designated by SEL. Set LOW for normal operation. At power-up, FSEL should be LOW.
V <sub>DD</sub>		Power	Power supply for the device core and inputs.
GND		Power	Ground.

### Table 1. Pin Descriptions

NOTES:

 Inputs are capable of translating the following interface standards: Single-ended 3.3V and 2.5V LVTTL levels
 Differential HSTL and eHSTL levels
 Differential LVEPECL (2.5V) and LVPECL (3.3V) levels
 Differential LVDS levels
 Differential CML levels

2. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt pulses or be able to tolerate them in down stream circuitry.

3. It is recommended that the outputs be disabled before entering power-down mode. It is also recommended that the outputs remain disabled until the device completes power-up after asserting PD.

4. The user must take precautions with any differential input interface standard being used in order to prevent instability when there is no input signal.

# Table 2. Pin Characteristics ( $T_A = +25^{\circ}C$ , F = 1.0MHz)

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance				3	pF

NOTE: This parameter is measured at characterization but not tested.

## **Function Tables**

#### Table 3A. Gate Control Output Table

Control	Outputs	Outputs		
GL	G	Q[1:16]	Q[1:16]	
0	0	Toggling	Toggling	
0	1	LOW	HIGH	
1	0	Toggling	Toggling	
1	1	HIGH	LOW	

#### Table 3B. Input Selection Table

Selection SEL pin	Inputs
0	A2/A2
1	A1/A1

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Power Supply Voltage, V <sub>DD</sub>	-0.5V to +3.6V
Input Voltage, V <sub>I</sub>	-0.5V to +3.6V
Output Voltage, V <sub>O</sub> Not to exceed 3.6V	-0.5 to V <sub>DD</sub> +0.5V
Storage Temperature, T <sub>STG</sub>	-65°C to +150°C
Junction Temperature, T <sub>J</sub>	150°C

## **Recommended Operating Range**

Symbol	Description	Minimum	Typical	Maximum	Units
T <sub>A</sub>	Ambient Operating Temperature	-40	+25	+85	°C
V <sub>DD</sub>	Internal Power Supply Voltage	2.3	2.5	2.7	V

# **DC Electrical Characteristics**

Table 4A. LVDS Power Supply DC Characteristics<sup>(1)</sup>,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical <sup>(2)</sup>	Maximum	Units
I <sub>DDQ</sub>	Quiescent V <sub>DD</sub> Power Supply Current	V <sub>DD</sub> = Max., All Input Clocks = LOW <sup>(2)</sup> ; Outputs enabled			350	mA
I <sub>TOT</sub>	Total Power V <sub>DD</sub> Supply Current	V <sub>DD</sub> = 2.7V; F <sub>REFERENCE</sub> Clock = 650MHz			360	mA
I <sub>PD</sub>	Total Power Down Supply Current	PD = LOW			5	mA

NOTE 1: These power consumption characteristics are for all the valid input interfaces and cover the worst case conditions.

NOTE 2: The true input is held LOW and the complementary input is held HIGH.

Table 4B.	LVTTL DC	Characteristics	<sup>(1)</sup> , T <sub>A</sub> =	-40°C to 85°C
-----------	----------	-----------------	-----------------------------------	---------------

Symbol	Parameter	Test Conditions	Minimum	Typical <sup>(2)</sup>	Maximum	Units
I <sub>IH</sub>	Input High Current	V <sub>DD</sub> = 2.7V			±5	μA
I <sub>IL</sub>	Input Low Current	V <sub>DD</sub> = 2.7V			±5	μA
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>DD</sub> = 2.3V, I <sub>IN</sub> = -18mA		-0.7	-1.2	V
V <sub>IN</sub>	DC Input Voltage		-0.3		3.6	V
V <sub>IH</sub>	DC Input High Voltage		1.7			V
V <sub>IL</sub>	DC Input Low Voltage				0.7	V
V <sub>THI</sub>	DC Input Threshold Crossing Voltage			V <sub>DD</sub> /2		V
V	Single-Ended Reference Voltage (3)	3.3V LVTTL		1.65		V
V <sub>REF</sub>		2.5V LVTTL		1.25		V

NOTE 1: See *Recommended Operating Range* table.

NOTE 2: Typical values are at  $V_{DD}$  = 2.5V, +25°C ambient.

NOTE 3: For A[1:2] single-ended operation,  $\overline{A}$ [1:2] is tied to a DC reference voltage.

#### Table 4C. Differential DC Characteristics<sup>(1)</sup>, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical <sup>(4)</sup>	Maximum	Units
I <sub>IH</sub>	Input High Current	$V_{DD} = 2.7V$			±5	μΑ
I <sub>IL</sub>	Input Low Current	V <sub>DD</sub> = 2.7V			±5	μΑ
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>DD</sub> = 2.3V, I <sub>IN</sub> = -18mA		-0.7	-1.2	V
V <sub>IN</sub>	DC Input Voltage		-0.3		3.6	V
V <sub>DIF</sub>	DC Differential Voltage <sup>(2)</sup>		0.1			V
V <sub>CM</sub>	DC Common Mode Input Voltage <sup>(3)</sup>		0.05		V <sub>DD</sub>	V

NOTE 1: See Recommended Operating Range table.

NOTE 2: VDIF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.

NOTE 3: VCM specifies the maximum allowable range of (VTR + VCP) /2.

NOTE 4: Typical values are at  $V_{DD} = 2.5V$ , +25°C ambient.

### Table 4D. LVDS DC Characteristics $^{(1)},\, T_A$ = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical <sup>(2)</sup>	Maximum	Units
V <sub>OT(+)</sub>	Differential Output Voltage for the True Binary State		247		454	mV
V <sub>OT(-)</sub>	Differential Output Voltage for the False Binary State		247		454	mV
$\Delta V_{OT}$	Change in V <sub>OT</sub> Between Complementary Output States				50	mV
V <sub>OS</sub>	Output Common Mode Voltage (Offset Voltage)		1.125	1.2	1.375	v
$\Delta V_{OS}$	Change in V <sub>OS</sub> Between Complementary Output States				50	mV
I <sub>OS</sub>	Outputs Short Circuit Current	$V_{OUT+and} V_{OUT-} = 0V$		12	24	mA
I <sub>OSD</sub>	Differential Outputs Short Circuit Current	$V_{OUT+} = V_{OUT-}$		6	12	mA

NOTE 1: See Recommended Operating Range table.

NOTE 2: Typical values are at  $V_{DD} = 2.5V$ , +25°C ambient.

### **AC Electrical Characteristics**

#### Table 5A. HSTL Differential Input AC Characteristics, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Value	Units
V <sub>DIF</sub>	Input Signal Swing <sup>(1)</sup>	1	V
V <sub>X</sub>	Differential Input Signal Crossing Point <sup>(2)</sup>	750	mV
D <sub>H</sub>	Duty Cycle	50	%
V <sub>THI</sub>	Input Timing Measurement Reference Level <sup>(3)</sup>	Crossing Point	V
t <sub>R</sub> / t <sub>F</sub>	Input Signal Edge Rate <sup>(4)</sup>	2	V/ns

NOTE 1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

NOTE 2.A 750mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

NOTE 3.In all cases, input waveform timing is marked at the differential cross-point of the input signals.

NOTE 4. The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

#### Table 5B. eHSTL AC Differential Input Characteristics, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Value	Units
$V_{DIF}$	Input Signal Swing <sup>(1)</sup>	1	V
V <sub>X</sub>	Differential Input Signal Crossing Point <sup>(2)</sup>	900	mV
D <sub>H</sub>	Duty Cycle	50	%
V <sub>THI</sub>	Input Timing Measurement Reference Level <sup>(3)</sup>	Crossing Point	V
t <sub>R</sub> / t <sub>F</sub>	Input Signal Edge Rate <sup>(4)</sup>	2	V/ns

NOTE 1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

NOTE 2.A 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

NOTE 3.In all cases, input waveform timing is marked at the differential cross-point of the input signals.

NOTE 4. The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

#### Table 5C. LVEPECL (2.5V) and LVPECL (3.3V) Differential Input AC Characteristics, T<sub>A</sub> = -40°C to 85°C

Symbol	Parameter		Maximum	Units	
V <sub>DIF</sub>	Input Signal Swing <sup>(1)</sup>		732	mV	
V <sub>X</sub>	Differential langet Crossing Deint <sup>(2)</sup>	LVEPECL	1082	mV	
	Differential Input Signal Crossing Point <sup>(2)</sup> LVPECL		1880	mV	
D <sub>H</sub>	Duty Cycle		50	%	
V <sub>THI</sub>	Input Timing Measurement Reference Level <sup>(3)</sup>	Crossing Point	V		
t <sub>R</sub> / t <sub>F</sub>	Input Signal Edge Rate <sup>(4)</sup>		2	V/ns	

NOTE 1. The 732mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

NOTE 2.A 1082mV LVEPECL (2.5V) and 1880mV LVPECL (3.3V) crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

NOTE 3.In all cases, input waveform timing is marked at the differential cross-point of the input signals.

NOTE 4. The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

#### Table 5D. LVDS Differential Input AC Characteristics, T<sub>A</sub> = -40°C to 85°C

Symbol	Parameter	Maximum	Units
V <sub>DIF</sub>	Input Signal Swing <sup>(1)</sup>	400	mV
V <sub>X</sub>	Differential Input Signal Crossing Point <sup>(2)</sup>	1.2	V
D <sub>H</sub>	Duty Cycle	50	%
V <sub>THI</sub>	Input Timing Measurement Reference Level <sup>(3)</sup>	Crossing Point	V
t <sub>R</sub> / t <sub>F</sub>	Input Signal Edge Rate <sup>(4)</sup>	2	V/ns

NOTE 1. The 400mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

NOTE 2.A 1.2mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

NOTE 3.In all cases, input waveform timing is marked at the differential cross-point of the input signals.

NOTE 4. The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

#### **Table 5E. AC Differential Input Characteristics**<sup>(1)</sup>, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Minimum	Typical	Maximum	Units
V <sub>DIF</sub>	AC Differential Voltage <sup>(2)</sup>	0.1		3.6	V
V <sub>IX</sub>	Differential Input Crosspoint Voltage	0.05		V <sub>DD</sub>	V
V <sub>CM</sub>	Common Mode Input Voltage Range <sup>(3)</sup>	0.05		V <sub>DD</sub>	V
V <sub>IN</sub>	Input Voltage	-0.3		+3.6	V

NOTE 1. The output will not change state until the inputs have crossed and the minimum differential voltage range defined by V<sub>DIF</sub> has been met or exceeded.

NOTE 2.V<sub>DIF</sub> specifies the minimum input voltage ( $V_{TR} - V_{CP}$ ) required for switching where  $V_{TR}$  is the "true" input level and  $V_{CP}$  is the "complement" input level. The AC differential voltage must be achieved to guarantee switching to a new state. NOTE 3.V<sub>CM</sub> specifies the maximum allowable range of ( $V_{TR} + V_{CP}$ ) /2.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
<i>t</i> sk(o)	Same Device Output Pin-to-Pin Skew (2)				25	ps
<i>t</i> sk(p)	Pulse Skew <sup>(3)</sup>				100	ps
<i>t</i> sk(pp)	Part-to-Part Skew <sup>(4)</sup>				300	ps
tp <sub>LH</sub>	Propagation Delay, Low-to-High	A/A Crosspoint to Qn/Qn		1.5	2	ns
tp <sub>HL</sub>	Propagation Delay, High-to-Low	Crosspoint		1.5	2	ns
fo	Frequency Range <sup>(6)</sup>				650	MHz
t <sub>PGE</sub>	Output Gate Enable Crossing V <sub>THI</sub> -to-Qn/Qn Crosspoint				3.5	ns
t <sub>PGD</sub>	Output Gate Disable Crossing V <sub>THI</sub> -to-Qn/Qn Crosspoint Driven to GL Designated Level				3.5	ns
t <sub>PWRDN</sub>	$\overline{PD}$ Crossing V <sub>THI</sub> -to-Qn = V <sub>DD</sub> , $\overline{Qn} = V_{DD}$				100	μS
t <sub>PWRUP</sub>	Output Gate Disable Crossing V <sub>THI</sub> to Qn/Qn Driven to GL Designated Level				100	μS

#### Table 5F. AC Characteristics<sup>(1,5)</sup>, $T_A = -40^{\circ}C$ to $85^{\circ}C$

NOTE 1. AC propagation measurements should not be taken within the first 100 cycles of startup.

NOTE 2. Skew measured between crosspoints of all differential output pairs under identical input and output interfaces, transitions and load conditions on any one device.


NOTE 3. Skew measured is the difference between propagation delay times tp<sub>HL</sub> and tp<sub>LH</sub> of any single differential output pair under identical input and output interfaces, transitions and load conditions on any one device.


NOTE 4. Skew measured is the magnitude of the difference in propagation times between any single differential output pair of two devices, given identical transitions and load conditions at identical VDD levels and temperature.

NOTE 5. All parameters are tested with a 50% input duty cycle.

NOTE 6. Guaranteed by design but not production tested.


# **Differential AC Timing Waveforms**





NOTE 1: Pulse skew is calculated using the following expression:


 $t_{sk(p)} = |tp_{HL} - tp_{LH}|$ Note that the  $tp_{HL}$  and  $tp_{LH}$  shown above are not valid measurements for this calculation because they are not taken from the same pulse. NOTE 2: AC propagation measurements should not be taken within the first 100 cycles of startup.



#### **Differential Gate Disabled/Endable Showing Runt Pulse Generation**

NOTE 1: As shown, it is possible to generate runt pulses on gate disable and enable of the outputs. It is the user's responsibility to time the Gx signal to avoid this problem.

#### Glitchless Output Operation with Switching Input Clock Selection



When SEL changes, the output clock goes LOW on the falling edge of the output clock up to three cycles later. The output then stays LOW for up to three clock cycles of the new input clock. After this, the output starts with the rising edge of the new input clock.
 AC propagation measurements should not be taken within the first 100 cycles of startup.

#### **FSEL Operation for When Current Clock Dies**


A1 - A1	
A2 - A2	
SEL	Vін Vтні Vil
FSEL	Vін Vтні Vil
Qn - Qn	

1. When the differential on the selected clock goes below the minimum DC differential, the outputs clock goes to an unknown state. When this happens, the SEL pin should be toggled and FSEL asserted in order to force selection of the new input clock. The output clock will start up after a number of cycles of the newly-selected input clock.

2. The FSEL pin should stay asserted until the problem with the dead clock can be fixed in the system.

3. It is recommended that the FSEL be tied HIGH for systems that use only one input. If this is not possible, the user must guarantee that the unused input have a differential greater than or equal to the minimum DC differential specified in the datasheet.

#### **FSEL Operation for When Opposite Clock Dies**



1. When the differential on the non-selected clock goes below the minimum DC differential, the outputs clock goes to an unknown state. When this happens, the FSEL pin should be asserted in order to force selection of the new input clock. The output clock will start up after a number of cycles of the newly-selected input clock.

2. The FSEL pin should stay asserted until the problem with the dead clock can be fixed in the system.

3. It is recommended that the FSEL be tied HIGH for systems that use only one input. If this is not possible, the user must guarantee that the unused input have a differential greater than or equal to the minimum DC differential specified in the datasheet.

#### Selection of Input While Protecting Against When Opposite Clock Dies


A1 - A1	
A2 - A2	
FSEL	. — Viн — Vтні — Vil
SEL	Vін Vтні Vіц
Qn - Qn	

1. If the user holds FSEL HIGH, the output will not be affected by the deselected input clock.

2. The output will immediately be driven to LOW once FSEL is asserted. This may cause glitching on the output. The output will restart with the input clock selected by the SEL pin.

3. If the user decides to switch input clocks, the user must de-assert FSEL, then assert FSEL after toggling the SEL input pin. The output will be driven LOW and will restart with the input clock selected by the SEL pin.

#### Power Down Timing




NOTE 1: It is recommended that outputs be disabled before entering power-down mode. It is also recommended that the outputs remain disabled until the device completes power-up after asserting  $\overline{PD}$ .

NOTE 2: The Power Down Timing diagram assumes that GL is HIGH.

NOTE 3: It should be noted that during power-down mode, the outputs are both pulled to  $V_{DD}$ . In the *Power Down Timing* diagram this is shown when Qn/Qn goes to  $V_{DIF} = 0$ .

# **Test Circuits and Conditions**


#### **Test Circuit for Differential Input**




#### Table 6A. Differential Input Test Conditions

Symbol	$V_{DD} = 2.5V \pm 0.2V$	Unit
V <sub>THI</sub>	Crossing of A and $\overline{A}$	V

#### Test Circuit for DC Outputs and Power Down Tests



#### Test Circuit for Propagation, Skew, and Gate Enable/Disable Timing




#### Table 6B. Differential Input Test Conditions

Symbol	$V_{\text{DD}} = 2.5V \pm 0.2V$	Unit
CL	0 <sup>(1)</sup>	pF
	8 <sup>(1,2)</sup>	pF
RL	50	Ω

NOTE 1: Specifications only apply to "Normal Operations" test condition. The  $T_{IA}/E_{IA}$  specification load is for reference only. NOTE 2: The scope inputs are assumed to have a 2pF load to ground.  $T_{IA}/E_{IA} - 644$  specifies 5pF between the output pair. With  $C_L = 8pF$ , this gives the test circuit appropriate 5pF equivalent load.


# **Recommended Landing Pattern**

Package Outline - K Suffix for 52 Lead VFQFPN



# **Ordering Information**

### Table 8. Ordering Information



# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
	T3A	4	Added Gate Control Output Table.	
В	T3B	4	Added Input Selection Table.	8/27/09
			Converted datasheet format.	



6024 Silver Creek Valley Road San Jose, California 95138

#### Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT **Technical Support** 

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.