

Technical documentation



Support & training



SN54AHCT245, SN74AHCT245 SCLS233Q - OCTOBER 1995 - REVISED DECEMBER 2022

## SNx4AHCT245 Octal Bus Transceivers With 3-State Outputs

## 1 Features

- Inputs are TTL-voltage compatible
- Latch-up performance exceeds 250 mA per JESD 17
- ESD protection exceeds JESD 22 ٠
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- · On products compliant to MIL-PRF-38535, All parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

## 2 Applications


- Servers •
- PCs and notebooks
- Network switches
- Wearable health and fitness devices •
- Telecom infrastructures
- Electronic points of sale ٠

## **3 Description**

The SNx4AHCT245 octal bus transceivers are designed for asynchronous two-way communication between data buses. These parts operate from 4.5 V to 5.5 V.

Package Information <sup>(1)</sup>									
PART NUMBER	PACKAGE	BODY SIZE (NOM)							
	N (PDIP, 20)	25.40 mm × 6.35 mm							
	NS (SOP, 20)	12.60 mm × 5.30 mm							
	DB (SSOP (20)	7.50 mm × 5.30 mm							
SNx4AHCT245	DGV (TVSOP, 20)	5.00 mm × 4.40 mm							
	DW (SOIC, 20)	12.80 mm × 7.50 mm							
	PW (TSSOP, 20)	6.50 mm × 4.40 mm							
	RKS (VQFN, 20) <sup>(2)</sup>	4.50 mm × 2.50 mm							

- For all available packages, see the orderable addendum at (1) the end of the data sheet.
- (2) Preview



To Seven Other Channels **Simplified Schematic** 





## **Table of Contents**

1 Features	1
2 Applications	
3 Description	
5 Pin Configuration and Functions	
6 Specifications	4
6.1 Absolute Maximum Ratings	
6.2 Handling Ratings	
6.3 Recommended Operating Conditions	4
6.4 Thermal Information	5
6.5 Electrical Characteristics	<b>5</b>
6.6 Switching Characteristics	
6.7 Noise Characteristics	6
6.8 Operating Characteristics	6
6.9 Typical Characteristics	7
7 Parameter Measurement Information	
8 Detailed Description	9
8.1 Overview.	
8.2 Functional Block Diagram	

8.3 Feature Description	9
8.4 Device Functional Modes	9
9 Application and Implementation	10
9.1 Application Information	. 10
9.2 Typical Application	
10 Power Supply Recommendations	11
11 Layout	11
11.1 Layout Guidelines	11
11.2 Layout Example	11
12 Device and Documentation Support	12
12.1 Receiving Notification of Documentation Updates	12
12.2 Support Resources	12
12.3 Trademarks	12
12.4 Electrostatic Discharge Caution	
12.5 Glossary	12
13 Mechanical, Packaging, and Orderable	
Information	12

## 4

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision P (July 2014) to	o Revision Q (December 2022)	Page
	e Package Information table, Pin Configuration a	
Changes from Revision O (August 201	3) to Revision P (July 2014)	Page
· Updated document to new TI data she	et format	1
Added Military Disclaimer to Features	list	1
Added Applications	list	1
Added Pin Functions table.		
Added Handling Ratings table		
Added Thermal Information table		5
Added Typical Characteristics		7
Added Application and Implementation	n section	10
Changes from Revision N (March 2005	) to Revision O (August 2013)	Page
Extended operating temperature range	e to 125°C	4




## **5** Pin Configuration and Functions


SN54AHCT245: J or W, SN74AHCT245: DB, SN74AHCT245: RGY or RKS Package, 20-DGV, DW, N, NS or PW (Top View)

Pin VQFN (Top View)

SN54AHCT245: FK Package, 20-Pin LCCC (Top View)

DIR 🗖	1	20 V <sub>cc</sub>
A1 🗖	2	
A2 🗖	3	18 🗖 🗆 B1
A3 🗔	4	17 🗖 B2
A4 🗖	5	16 🗖 B3
A5 🗖	6	15 🗖 B4
A6 🗖	7	14 🗖 B5
A7 🗖	8	13 🗖 B6
A8 🗖	9	12 🗖 B7
GND 🗖	10	11 🗖 B8
l l		





#### Table 5-1. Pin Functions

	PIN	1/0	DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	DIR	_	Direction Pin
2	A1	I/O	A1 Input/Output
3	A2	I/O	A2 Input/Output
4	A3	I/O	A3 Input/Output
5	A4	I/O	A4 Input/Output
6	A5	I/O	A5 Input/Output
7	A6	I/O	A6 Input/Output
8	A7	I/O	A7 Input/Output
9	A8	I/O	A8 Input/Output
10	GND	_	Ground Pin
11	B8	I/O	B8 Input/Output
12	B7	I/O	B7 Input/Output
13	B6	I/O	B6 Input/Output
14	B5	I/O	B5 Input/Output
15	B4	I/O	B4 Input/Output
16	B3	I/O	B3 Input/Output
17	B2	I/O	B2 Input/Output
18	B1	I/O	B1 Input/Output
19	ŌĒ	I	Output Enable
20	VCC	_	Power Pin



## 6 Specifications 6.1 Absolute Maximum Ratings

### over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

				MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range			-0.5	7	V
VI	Input voltage range <sup>(2)</sup>	Input voltage range <sup>(2)</sup> Control inputs				V
Vo	Output voltage range <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.5	V		
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0	Control inputs		-20	mA
I <sub>OK</sub>	Output clamp current	$V_{\rm O} < 0 \text{ or } V_{\rm O} > V_{\rm O}$	сс		±20	mA
I <sub>O</sub>	Continuous output current	$V_{O}$ = 0 to $V_{CC}$		±25	mA	
	Continuous current through $V_{CC}$ or		±75	mA		

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### 6.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	-65	150	°C	
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		SN54AHC	T245	SN74AHC	UNIT	
		MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level Input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>ОН</sub>	High-level output current		-8		-8	mA
I <sub>OL</sub>	Low-level output current		8		8	mA
Δt/Δv	Input Transition rise and fall rate		20		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	125	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



### 6.4 Thermal Information

		SN74AHCT245								
	THERMAL METRIC <sup>(1)</sup>	DB	DGV	DW	N	NS	PW	RGY	RKS	UNIT
					20 PIN	S				
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	96.0	116.1	79.8	51.5	77.1	102.8	35.1	67.7	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	57.7	31.3	45.8	38.2	43.6	36.8	43.3	72.4	
R <sub>θJB</sub>	Junction-to-board thermal resistance	51.2	57.6	47.4	32.4	44.6	53.8	12.9	40.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	19.4	1.0	18.5	24.6	17.2	2.5	0.9	10.3	C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	50.8	56.9	47.0	32.3	44.2	53.3	12.9	40.4	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a	n/a	7.9	24.1	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	T <sub>A</sub> = 25°C		T <sub>A</sub> = 25°C		SN54AHC -55°C TO 1	-	SN74AH 40°C T(	-	Recommo SN74AH0 –40°C TO	CT245	UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
V		I <sub>OH</sub> = –50 μA	4.5 V	4.4	4.5		4.4		4.4		4.4		v	
V <sub>OH</sub>		I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		3.7			
V		I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1		0.1	v	
V <sub>OL</sub>		I <sub>OH</sub> = 8 mA	4.5 V			0.36		0.44		0.44		0.44		
I,	OE or DIR	V <sub>1</sub> = 5.5 V or GND	0 to 5.5 V			±0.1		±1 <sup>(1)</sup>		±1		±1	μA	
I <sub>oz</sub>	A or B inputs <sup>(2)</sup>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±.25		±2.5		±2.5		±2.5	μA	
I <sub>CC</sub>	•	$V_{I} = V_{CC} \text{ or } GND,  I_{O} = 0$	5.5 V			4		40		40		40	μA	
ΔI <sub>CC</sub> <sup>(3)</sup>		One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5 V			1.35		1.5		1.5		1.5	mA	
Ci	OE or DIR	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2.5	10				10			pF	
C <sub>io</sub>	A or B inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4								pF	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC}$  = 0 V.

(2) For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.

(3) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.



### 6.6 Switching Characteristics

over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see <sup>(1)</sup>)

				5 (				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					
PARAMETER	RAMETER FROM TO LOAD (INPUT) (OUTPUT) CAPACITANCE		LOAD CAPACITANCE	T <sub>A</sub> = 2	25°C	SN54AH -55°C T0		SN74AH 40°C T	ICT245	Recomm SN74AH –40°C TC	CT245	UNIT	
				TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	]	
t <sub>PLH</sub>	A or B	B or A	C <sub>L</sub> = 15 pF	4.5 <sup>(1)</sup>	7.7 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	8.5	1	10	ns	
t <sub>PHL</sub>	AOIB	BOIA	$C_L = 15 \text{ pr}$	4.5 <sup>(1)</sup>	7.7 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	8.5	1	10	ns	
t <sub>PZH</sub>	OE	A or B	C <sub>L</sub> = 15 pF	8.9 <sup>(1)</sup>	13.8 <mark>(1)</mark>	1 <sup>(1)</sup>	16 <sup>(1)</sup>	1	15	1	16	ns	
t <sub>PZL</sub>	UE	AOIB	$C_L = 15 \text{ pr}$	8.9 <sup>(1)</sup>	13.8 <mark>(1)</mark>	1 <sup>(1)</sup>	16 <sup>(1)</sup>	1	15	1	16	ns	
t <sub>PHZ</sub>	OE	A	A or B	C <sub>L</sub> = 15 pF	9.2 <sup>(1)</sup>	14.4 <mark>(1)</mark>	1 <sup>(1)</sup>	16.5 <mark>(1)</mark>	1	15.5	1	16.5	
t <sub>PLZ</sub>	UE	AOIB	$C_L = 15 \text{ pr}$	9.2 <sup>(1)</sup>	14.4 <mark>(1)</mark>	1 <sup>(1)</sup>	16.5 <mark>(1)</mark>	1	15.5	1	16.5	ns	
t <sub>PLH</sub>	A or B		B or A	C <sub>L</sub> = 50 pF	5.3	8.7	1	11	1	9.5	1	11	ns
t <sub>PHL</sub>	AUB	BUA	CL = 50 pF	5.3	8.7	1	11	1	9.5	1	11		
t <sub>PZH</sub>	OE	A or B	C <sub>L</sub> = 50 pF	9.7	14.8	1	17	1	16	1	17		
t <sub>PZL</sub>		AUB	CL = 50 pF	9.7	14.8	1	17	1	16	1	17	ns	
t <sub>PHZ</sub>	OE	A or B	C <sub>L</sub> = 50 pF	10	15.4	1	17.5	1	16.5	1	17.5		
t <sub>PLZ</sub>		AUB	CL - 50 PF	10	15.4	1	17.5	1	16.5	1	17.5	ns	
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF		1 <sup>(2)</sup>				1			ns	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

(2) On products compliant to MIL-PRF-38535, this parameter does not apply.

#### **6.7 Noise Characteristics**

 $V_{CC} = 5 \text{ V}, \text{ C}_{L} = 50 \text{ pF}, \text{ T}_{A} = 25^{\circ}\text{C}^{(1)}$ 

	PARAMETER	SN74	SN74AHCT245 MIN TYP MAX 4	UNIT	
	FANAMETER	MIN	TYP	MAX	UNIT
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		4		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V

(1) Characteristics are for surface-mount packages only.


#### 6.8 Operating Characteristics

 $V_{CC}$  = 5 V,  $T_{A}$  = 25°C


	PARAMETER	TEST CO	NDITIONS	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	13	pF	



## **6.9 Typical Characteristics**



### 7 Parameter Measurement Information



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns,
- t<sub>f</sub> ≤ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 7-1. Load Circuit and Voltage Waveforms




### 8 Detailed Description

### 8.1 Overview

The SNx7ACHT245 octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements. The SNx4AHCT245 devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction– control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses effectively are isolated. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 8.2 Functional Block Diagram



To Seven Other Channels Figure 8-1. Logic Diagram (Positive Logic)

### 8.3 Feature Description

- V<sub>CC</sub> is optimized at 5 V
  - Allows up voltage translation from 3.3 V to 5 V
  - Inputs Accept V<sub>IH</sub> levels of 2 V
- Slow edge rates minimize output ringing

#### 8.4 Device Functional Modes

#### Table 8-1. Function Table (Each Transceiver)

INP	UTS						
ŌĒ	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
н	х	Isolation					



### 9 Application and Implementation


#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74AHCT245 is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of 0.8 V V<sub>IL</sub> and 2 V V<sub>IH</sub>. This feature makes it ideal for translating up from 3.3 V to 5 V. The figure below shows this type of translation.

#### 9.2 Typical Application





#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.


#### 9.2.2 Detailed Design Procedure

- Recommended input conditions
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in the *Recommended Operating Conditions* table.
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V\_{CC}
- Recommend output conditions
  - Load currents should not exceed 25 mA per output and 50 mA total for the part



- Outputs should not be pulled above  $V_{CC}$ 

#### 9.2.3 Application Curves



### **10 Power Supply Recommendations**

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ f is recommended; if there are multiple VCC pins, then 0.01  $\mu$ f or 0.022  $\mu$ f is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ f and a 1  $\mu$ f are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.


### 11 Layout

### **11.1 Layout Guidelines**

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 11-1 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

#### 11.2 Layout Example







### 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9681901Q2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9681901Q2A SNJ54AHCT 245FK	Samples
5962-9681901QRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681901QR A SNJ54AHCT245J	Samples
5962-9681901QSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681901QS A SNJ54AHCT245W	Samples
PSN74AHCT245RKSR	ACTIVE	VQFN	RKS	20	3000	TBD	Call TI	Call TI	-40 to 125		Samples
SN74AHCT245DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB245	Samples
SN74AHCT245DBRG4	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB245	Samples
SN74AHCT245DGVR	ACTIVE	TVSOP	DGV	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB245	Samples
SN74AHCT245DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT245	Samples
SN74AHCT245DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT245	Samples
SN74AHCT245N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHCT245N	Samples
SN74AHCT245NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT245	Samples
SN74AHCT245PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB245	Samples
SN74AHCT245PWG4	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB245	Samples
SN74AHCT245PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	HB245	Samples
SN74AHCT245PWRE4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB245	Samples
SN74AHCT245PWRG3	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	HB245	Samples
SN74AHCT245PWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB245	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHCT245RGYR	ACTIVE	VQFN	RGY	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HB245	Samples
SNJ54AHCT245FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9681901Q2A SNJ54AHCT 245FK	Samples
SNJ54AHCT245J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681901QR A SNJ54AHCT245J	Samples
SNJ54AHCT245W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681901QS A SNJ54AHCT245W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## PACKAGE OPTION ADDENDUM

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AHCT245, SN74AHCT245 :

- Catalog : SN74AHCT245
- Military : SN54AHCT245

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT245DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT245DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHCT245DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74AHCT245NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHCT245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74AHCT245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHCT245PWRG3	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74AHCT245PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHCT245RGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

19-Dec-2022



All ulmensions are norminal	·						
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT245DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74AHCT245DGVR	TVSOP	DGV	20	2000	356.0	356.0	35.0
SN74AHCT245DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHCT245NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74AHCT245PWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74AHCT245PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74AHCT245PWRG3	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74AHCT245PWRG4	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74AHCT245RGYR	VQFN	RGY	20	3000	356.0	356.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

19-Dec-2022

### TUBE



## - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9681901Q2A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-9681901QSA	W	CFP	20	1	506.98	26.16	6220	NA
SN74AHCT245DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74AHCT245N	N	PDIP	20	20	506	13.97	11230	4.32
SN74AHCT245PW	PW	TSSOP	20	70	530	10.2	3600	3.5
SN74AHCT245PWG4	PW	TSSOP	20	70	530	10.2	3600	3.5
SNJ54AHCT245FK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54AHCT245W	W	CFP	20	1	506.98	26.16	6220	NA

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
    D. Index point is provided on cap for terminal identification only.
    E. Falls within Mil-Std 1835 GDFP2-F20



# **PW0020A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# **DB0020A**



# **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



# DB0020A

# **EXAMPLE BOARD LAYOUT**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0020A

# **EXAMPLE STENCIL DESIGN**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **RKS 20**

2.5 x 4.5, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



## **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FGLATPACK - NO LEAD

3.5 x 4.5, 0.5 mm pitch

**RGY 20** 

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4225264/A

# **RGY0020A**



# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **RGY0020A**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **RGY0020A**

# **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



## **PACKAGE OUTLINE**

## SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated