IRFD210

Vishay Siliconix



HVMDIP

PRODUCT SUMMARY

V_{DS} (V)

R_{DS(on)} (Ω)

Q_{qs} (nC)

Q_{ad} (nC)

Qg (Max.) (nC)

Configuration

Power MOSFET

s

N-Channel MOSFET

1.5

200

8.2

1.8

4.5

Single

 $V_{GS} = 10 V$

FEATURES

- Dynamic dV/dt rating
- Repetitive avalanche rated
- For automatic insertion
- End stackable
- Fast switching
- Ease of paralleling
- Simple drive requirements
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

DESCRIPTION

Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The 4 pin DIP package is a low cost machine-insertable case style which can be stacked in multiple combinations on standard 0.1" pin centers. The dual drain serves as a thermal link to the mounting surface for power dissipation levels up to 1 W.

ORDERING INFORMATION	
Package	HVMDIP
Lead (Pb)-free	IRFD210PbF

ABSOLUTE MAXIMUM RATINGS (TA	= 25 °C, unless otherwi	se noted)			
PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-source voltage	V _{DS}	200	v		
Gate-source voltage	V _{GS}	± 20	V		
Continuous drain current	V_{GS} at 10 V $T_A = 25 \degree C$	- I _D	0.60		
Continuous drain current	$T_A = 100 \text{ °C}$		0.38	А	
Pulsed drain current ^a			4.8		
Linear derating factor		0.0083	W/°C		
Single pulse avalanche energy ^b	E _{AS}	79	mJ		
Repetitive avalanche current ^a	I _{AR}	0.60	А		
Repetitive avalanche energy ^a	E _{AR}	0.10	mJ		
Maximum power dissipation $T_A = 25 \text{ °C}$		PD	1.0	W	
Peak diode recovery dV/dt ^c	dV/dt	5.0	V/ns		
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150		
Soldering recommendations (peak temperature)	For 10 s		300 ^d		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. $V_{DD} = 50$ V, starting $T_J = 25$ °C, L = 82 mH, $R_g = 25 \Omega$, $I_{AS} = 1.2$ A (see fig. 12)

c. $I_{SD} \le 3.3$ A, dI/dt ≤ 70 A/µs, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C

d. 1.6 mm from case





THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	120	°C/W

PARAMETER	SYMBOL	TES	T CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Static							•	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 V, I_D = 250 \mu A$		200	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Referen	ce to 25 °C, I _D = 1 mA	-	0.30	-	V/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS}	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V	
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 20 V	-	-	± 100	nA	
Zara Cata Valtaga Drain Current	1	V _{DS}	$V_{DS} = 200 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$		-	25		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 160 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 125 ^{\circ}\text{C}$		-	-	250	μΑ	
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 10 V$	I _D = 0.36 A ^b	-	-	1.5	Ω	
Forward Transconductance	g _{fs}	V _{DS} =	= 50 V, I _D = 0.36 A ^b	0.10	-	-	S	
Dynamic								
Input Capacitance	C _{iss}		V _{GS} = 0 V V _{DS} = 25 V		140	-	V V/°C V nA μA Ω S s pF nC nS nH	
Output Capacitance	C _{oss}				53	-		pF
Reverse Transfer Capacitance	C _{rss}	t = 1	.0 MHz, see fig. 5	-	15	-		
Total Gate Charge	Qg			-	-	8.2		
Gate-Source Charge	Q _{gs}	$V_{GS} = 10 V$	$I_D = 3.3 \text{ A}, V_{DS} = 160 \text{ V}$ see fig. 6 and 13^{b}	-	-	1.8	nC	
Gate-Drain Charge	Q _{gd}	see fig. 6 and 130		-	4.5			
Turn-On Delay Time	t _{d(on)}			-	8.2	-		
Rise Time	t _r	Vpp	= 100 V, I _D = 3.3 A	-	17	-		
Turn-Off Delay Time	t _{d(off)}		$R_D = 30 \Omega$, see fig. 10^{b}	-	14	-	115	
Fall Time	t _f			-	8.9	-		
Internal Drain Inductance	L _D	6 mm (0.25")	Between lead, 6 mm (0.25") from		4.0	-	머니	
Internal Source Inductance	L _S	package and die contact		-	6.0	-	— nH	
Drain-Source Body Diode Characteristic	s	-						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	0.60		
Pulsed Diode Forward Current ^a	I _{SM}			-	4.8			
Body Diode Voltage	V _{SD}	T _J = 25 °C	$I_{S} = 0.60 \text{ A}, V_{GS} = 0 \text{ V}^{b}$	-	-	2.0	V	
Body Diode Reverse Recovery Time	t _{rr}		- 2 2 A dl/dt 100 A/h	-	150	310	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	$I_{\rm J} = 25^{-} \rm C, I_{\rm F}$	= 3.3 A, dl/dt = 100 A/µs ^b	-	0.60	1.4	μC	
Forward Turn-On Time	t _{on}	Intrinsic tu	rn-on time is negligible (turn	-on is dor	ninated b	y L _S and	L _D)	

Notes


a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. Pulse width \leq 300 µs; duty cycle \leq 2 %

2



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)









Fig. 2 - Typical Output Characteristics, $T_A = 150$ °C







Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage





Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage



For technical questions, contact: Power MOSFET THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



IRFD210

Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Ambient Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

5



IRFD210

Vishay Siliconix




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms






Fig. 12c - Maximum Avalanche Energy vs. Drain Current









Fig. 13b - Gate Charge Test Circuit

6 For technical questions, contact: <u>Power MOSFET</u> Document Number: 91129

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Peak Diode Recovery dV/dt Test Circuit



a. V_{GS} = 5 V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91129.

For technical questions, contact: <u>Power MOSFET</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



HVM DIP (High voltage)





	INCHES		MILLIMETERS	
DIM.	MIN.	MAX.	MIN.	MAX.
А	0.310	0.330	7.87	8.38
E	0.300	0.425	7.62	10.79
L	0.270	0.290	6.86	7.36
ECN: X10-0386-Rev. B, 0 DWG: 5974	06-Sep-10			

Note

1. Package length does not include mold flash, protrusions or gate burrs. Package width does not include interlead flash or protrusions.



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.