

# MC75368

#### **DUAL MECL-to-MOS DRIVER**

The MC75368 is a dual MECL-to-MOS driver and interface circuit. The device accepts standard MECL 10,000 and IBM grounded-reference ECL input signals and creates high-current and high-voltage output levels suitable for driving MOS circuits. Specifically, it may be used to drive address, control, and timing inputs for several types of MOS RAMs. The device may also be used as a MECL-to-MTTL translator.


The MC75368 is optimized for higher voltage capability.

- Dual MECL-to-MOS Driver
- Dual MECL-to-MTTL Driver
- Versatile Interface Circuit for Use Between MECL and High-Current, High-Voltage Systems

#### FIGURE 1 - TYPICAL APPLICATION WITH 7001 1K NMOS RAM MC75368 ò Output Enable MC75368 C Data Output MECL MC75368 Matrix of С 3 10.000) 7001 0 ~0 1 K ٠. 000 RAMS MC75368 Data Dout Output MC75368 L 0 G I Latch Enable Write Enable MC75368 Data Input Chip Select MC10161 MC75368 Chip Select \*MC3461 Dual Sense Amplifier

### DUAL MECL-to-MOS DRIVER

SILICON MONOLITHIC INTEGRATED CIRCUIT



Input Voltage Co	nditions			
Differential	Logic	L	evel	Output
(More positive of A or B) -C	Α	В	С	Y
(V <sub>ID</sub> ≥ 150 mV)	L H H	_	н	L
(-150 mV ≤ V <sub>ID</sub> ≤ 150 mV)	×	×	×	Indeter- minate
(V <sub>ID</sub> ≤ -150 mV)	L	L	н	Н

MAXIMUM RATINGS (Unless otherwise noted, voltages measured with respect to GND terminals, T<sub>A</sub> = 25°C.)

Rating	Symbol	Value	Unit
Power Supply Voltages	V <sub>CC1</sub>	-0.5 to 7.0	Vdc
	V <sub>CC2</sub>	-0.5 to 22	Vdc
	V <sub>CC3</sub>	-0.5 to 30	Vdc
	VEE	-8.0 to 0.5	Vdc
Most Negative of V <sub>CC1</sub> , V <sub>CC2</sub> , or V <sub>CC3</sub> with respect to V <sub>EE</sub>	_	-0.5	Vdc
Input Voltage	V <sub>I</sub>	-8.0 to 0.5	Vdc
Inter-Input Voltage(1)	-	5.5	Vdc
Most negative Input Voltage with respect to VEE	V <sub>I</sub> ·V <sub>EE</sub>	-5.0	Vdc
Power Dissipation (Package Limitation)			<del></del>
Ceramic Package @ T <sub>A</sub> = 25°C	PD	1000	mW
Derate above T <sub>A</sub> = 25 <sup>o</sup> C	1/R <sub>θ</sub> JA	6.6	mW/ <sup>o</sup> C
Plastic Package @ T <sub>A</sub> = 25 <sup>0</sup> C	PD	830	mW
Derate above T <sub>A</sub> = 25°C	1/R <sub>θJA</sub>	6.6	mW/ <sup>O</sup> C
Ceramic Package @ T <sub>C</sub> = 25°C	PD	3.0	Watts
Derate above T <sub>C</sub> = 25°C	1/R <sub>θ</sub> JC	20	mW/ <sup>o</sup> C
Plastic Package @ T <sub>C</sub> = 25 <sup>o</sup> C	PD	1.8	Watts
Derate above T <sub>C</sub> = 25 <sup>o</sup> C	1/R <sub>0</sub> JC	14	mW/ <sup>O</sup> C
Operating Ambient Temperature Range	TA	0 to 70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to 150	°C

<sup>(1)</sup> With respect to any pair of inputs to either of the input gates.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Min	Тур	Max	Unit
V <sub>CC1</sub>	4.75	5.0	5.25	V
V <sub>CC2</sub>	4.75	20	22	_ v
V <sub>CC3</sub>	V <sub>CC2</sub>	24	28	V
V <sub>CC3</sub> -V <sub>CC2</sub>	0	4.0	10	V
∨ <sub>EE</sub>	<b>-4.68</b>	-5.2	-5.72	V
TA	0		70	°C
			<u> </u>	
	Vcc1 Vcc2 Vcc3 Vcc3 · Vcc2	Vcc1 4.75 Vcc2 4.75 Vcc3 Vcc2 Vcc3 Vcc2 0	VCC1 4.75 5.0 VCC2 4.75 20 VCC3 VCC2 24 VCC3 VCC2 0 4.0	VCC1         4.75         5.0         5.25           VCC2         4.75         20         22           VCC3         VCC2         24         28           VCC3 · VCC2         0         4.0         10           VEE         -4.68         -5.2         -5.72

Input Voltage - High Logic State (Any Input) (1)	v <sub>IH</sub>	-1.5	_	-0.7	V
Input Voltage - Low Logic State (Any Input) (1)	VIL	VEE	_	V <sub>IH</sub> -150	mV
Input Differential Voltage — High Logic State (2)	VIDH	150	=	-	mV
Input Differential Voltage — Low Logic State (2)	V <sub>IDL</sub>	-150	-	-	m∨

<sup>(1)</sup> The definition of these Logic Levels use Algebraic System of notation.


<sup>(2)</sup> The input differential voltage is measured from the more positive inverting input (A or B) with respect to the non-inverting input (C) of the same gate.

ELECTRICAL CHARACTERISTICS (Unless otherwise noted, specifications apply over recommended power supply and temperature ranges. Typical values measured at V<sub>CC1</sub> = 5.0 V, V<sub>EE</sub> = -5.2 V, T<sub>A</sub> = 25°C and V<sub>CC2</sub> = 20, V<sub>CC3</sub> = 24 V.)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage High Logic State					V
(V <sub>CC3</sub> = V <sub>CC2</sub> + 3.0 V, V <sub>IDL</sub> = -150 mV, I <sub>OH</sub> = -100 µA)	V <sub>OH1</sub>	V <sub>CC2</sub> - 0.3	V <sub>CC2</sub> - 0.1	-	
(V <sub>CC3</sub> = V <sub>CC2</sub> + 3.0 V, V <sub>IDL</sub> = -150 mV, I <sub>OH</sub> = -10 mA)	V <sub>OH2</sub>	V <sub>CC2</sub> - 1.2	V <sub>CC2</sub> - 0.9	-	V
(V <sub>CC3</sub> = V <sub>CC2</sub> , V <sub>IDL</sub> = -150 mV, I <sub>OH</sub> = -50 μA)	V <sub>OH3</sub>	V <sub>CC2</sub> · 1.0	V <sub>CC2</sub> · 0.7	_	٧
$\{V_{CC3} = V_{CC2}, V_{IDL} = -150 \text{ mV}, \\ I_{OH} = -10 \text{ mA}\}$	VOH4	V <sub>CC2</sub> - 2.3	V <sub>CC2</sub> - 1.8	_	V
Output Voltage — Low Logic State (VIDH = 150 mV, IOL = 10 mA)	V <sub>OL1</sub>	_	0.15	0.3	V
(V <sub>IDH</sub> = 150 mV, I <sub>OL</sub> = 30 mA) 10 V ≤ V <sub>CC3</sub> ≤ 22 V 10 V ≤ V <sub>CC2</sub> ≤ 28 V	V <sub>OL2</sub>	-	- 0.2	0.4	V
Output Clamp Voltage (V <sub>IDH</sub> = 500 mV, I <sub>OC</sub> = 20 mA)	Voc	-	_	V <sub>CC2</sub> +1.5 V	٧
Input Current — High Logic State {VEE = -5.72 V, V <sub>IL</sub> = -5.72 V, V <sub>IH</sub> = -0.7 V)	11Н	-	300	800	μA
Input Current — Low Logic State (V <sub>1H</sub> = -0.7 V, V <sub>1L</sub> = -2.0 V) (V <sub>EE</sub> = -5.72 V, V <sub>1H</sub> = -0.7 V, V <sub>11</sub> = -5.72 V)	IL1	-	-	-10 -100	μΑ
Power Supply Current - Both Outputs					
High Logic State (VCC = 5.25 V, VCC2 = 22 V,	<sup>1</sup> CC1(H)	_	21	38	mA
V <sub>CC3</sub> = 26 V V <sub>EE</sub> = -5.72 V, V <sub>IL</sub> (A) and (B) = -2.0 V,	ICC2(H)	_	-1.1	+0.25	mA
V <sub>1</sub> H <sub>1</sub> (C) = -0.7 V, I <sub>OH</sub> = 0)	ICC3(H)	_ _	0.6 -21	1.0 -38	mA mA
Power Supply Current — Both Outputs  Low Logic State	logeth		13	24	mA
(V <sub>CC1</sub> = 5.25 V, V <sub>CC2</sub> = 22 V, V <sub>CC3</sub> = 28 V, V <sub>EE</sub> = -5.72 V, V <sub>IH</sub> (A) and (B) = -0.7 V,	CC1(L)		0.5	1.0	mA
V <sub>IL</sub> (C) = -2.0 V, i <sub>OL</sub> = 0)			4.0	7.0	mA
	(CC3(L)	_	-21	-38	mA
Power Supply Current — Both Outputs High Logic State				0.05	
(V <sub>CC1</sub> = 5.25 V, V <sub>CC2</sub> = 22.V, V <sub>CC3</sub> = 22 V, V <sub>EE</sub> = -5.72 V,	ICC2(H)	_	_	0.25	mA
$V_{IL(A)}$ and ${}_{\{B\}} = -2.0 \text{ V},$ $V_{IH(C)} = -0.7 \text{ V}, I_{OL} = 0)$	<sup>1</sup> CC3(H)	-	_	0.25	mA
Power Supply Current — Stand By Condition					
(V <sub>CC1</sub> = 0 V, V <sub>CC2</sub> = 22 V, V <sub>CC3</sub> = 22 V, V <sub>EE</sub> = 0 V,	ICC2(S)	_	-	0.25	mA
V <sub>H</sub> (A) and (B) = -0.7 V, V <sub>IL</sub> (C) = -2.0 V, f <sub>OL</sub> = 0)	(CC3(S)	_	_	0.25	mA

SWITCHING CHARACTERISTICS (Unless otherwise noted,  $V_{CC1}$  = 5.0 V,  $V_{EE}$  = -5.2 V,  $T_A$  = 25°C and  $V_{CC2}$  = 20 V.)

Characteristic	Symbol	Min	Тур	Max	Unit
Delay Time - Low to High Output Logic Level	<sup>t</sup> DLH				ns
(V <sub>CC3</sub> = 24 V)		_	12	24	
(V <sub>CC3</sub> = 20 V)		-	13	25	
Delay Time - High to Low Output Logic Level	tohl				ns
(V <sub>CC3</sub> = 24 V)		_	13	24	
(V <sub>CC3</sub> = 20 V)		-	15	26	
Transition Time, Low-to-High Output Logic Level	tTLH.				ns
(V <sub>CC3</sub> = 24 V)	,	_	19	30	
$(V_{CG3} = 20 \text{ V})$		-	20	30	
Transition Time, High-to-Low Output Logic Level	tTHL				ns
(V <sub>CC3</sub> = 24 V)	'	_	20	33	
(V <sub>CC3</sub> = 20 V)		-	18	30	
Propagation Delay Time, Low-to-High Logic Level	t <sub>PLH</sub>				ns
$(V_{CC3} = 24 \text{ V})$	'	_	31	54	
(V <sub>CC3</sub> = 20 V)		_	33	55	
Propagation Delay Time, High-to-Low Logic Level	tPHL				ns
(V <sub>CC3</sub> = 24 V)	1	_	33	57	
$(V_{CC3} = 20 \text{ V})$			33	56	



#### APPLICATIONS INFORMATION MODES OF OPERATION

FIGURE 4 - POSITIVE-NOR GATE



**FUNCTION TABLE** 

	INPUTS	OUTPUT
CONFIGURATION	ав с	Y
	L L VBB	н
Cat V <sub>BB</sub>	H X V <sub>BB</sub>	L
	X H VBB	L

H - High Level, L - Low Level, X - Irrelevant VRB - Reference Supply voltage for MECL 10,000.

FIGURE 6 - NON-INVERTING GATE




**FUNCTION TABLE** 

	INPUTS	OUTPUT
CONFIGURATION	A B C	Y
A and B at V <sub>BB</sub>	VBB VBB L	L
	V <sub>BB</sub> V <sub>BB</sub> H	н
A at V <sub>BB</sub> ,	V <sub>BB</sub> L L	L
B connected low	VBB L H	н
Bat V <sub>BB</sub> ,	L V <sub>BB</sub> L	L
A connected low	L V <sub>BB</sub> H	н

The need for four separate power supplies VCC1, VCC2, VCC3 and VEE can be avoided in many cases by tying VCC2 to VCC3. However, performance advantages can be obtained by connecting either one or both VCC3 pins to an additional power supply of higher voltage than VCC2. Both VCC3 pins do not have to be held at the same voltage. For MECL-to-TTL level converter applications both VCC2 and VCC3 are generally connected to a +5.0 V power source.


By providing two out-of-phase (A and B) inputs and one in-phase (C) input, each gate can be used as positive NOR, or as a inverting or non-inverting gate. This flexibility is achieved by connecting an externally supplied MECL 10,000 Series reference supply voltage (VBB) to the appropriate input as shown in Figures 4 thru 6. An unused out-of-phase input should be tied low or connected to the other out-of-phase input of the same gate. The

FIGURE 5 - DIFFERENTIAL MECL LINE RECEIVER



FORCTION TABLE				
INPUTS	OUTPUT			
АВС	Y			
ннь	L			
LLH	н			
LHL	L			
LLH	н			
HLL	L			
LLН	н			
	INPUTS A B C H H L L H			

FIGURE 7 - USE OF DAMPING RESISTOR TO REDUCE OR ELIMINATE OUTPUT TRANSIENT OVERSHOOT IN CERTAIN MC75368 APPLICATIONS



Note:  $R_D\approx 10\Omega$  to  $30\Omega$  (optional)

required VBB voltage source may be obtained from MECL 10,000 Series devices such as the MC10115 line receiver, or by connecting the output of a MECL 10,000 gate, like the MC10102, to the respective out-of-phase inputs (as an example connect pins 4 and 5 to 2 of the MC10102 to obtain a VBB reference voltage).

When driven differentially, the MC75368 may be used as a differential MECL line receiver, without the need for the VBB reference voltage.

Undesirable output transient overshoot due to load or wiring inductance and the fast switching speeds of the MC75368 can be eliminated or reduced by adding a small amount of series resistance. The value of this damping resistance is dependent on specific load characteristics and switching speed but typical values lie in the range of 10 to 30 ohms. This is illustrated in Figure 7.