7-51-199600

9600


RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR


DESCRIPTION - The 9600 monostable, retriggerable, resettable multivibrator provides an output pulse whose duration and accuracy is a function of external timing components. The 9600 has excellent immunity to noise on the Vcc and ground lines. It uses TTL technology for high speed and high fan-out capability and is compatible with all members of the Fairchild TTL family.

- 74 ns TO ∞ OUTPUT PULSE WIDTH RANGE
- RETRIGGERABLE 0% to 100% DUTY CYCLE
- RESETTABLE
- LEADING OR TRAILING-EDGE TRIGGERING

ORDERING CODE: See Section 9


		· · · · · · · · · · · · · · · · · · ·		
	PIN	COMMERCIAL GRADE	MMERCIAL GRADE MILITARY GRADE	PKG
PKGS	ОПТ	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +75^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C to} + 125^{\circ}\text{ C}$	TYPE
Plastic DIP (P)	А	9600PC		9A
Ceramic DIP (D)	Α	9600DC	9600DM	6A
Flatpak (F)	А	9600FC	9600FM	31





INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	96XX (U.L.) HIGH/LOW
Ī ₀ , Ī ₁	Trigger Inputs (Active Falling Edge)	1.5/1.0
12 — 14 CD1 — CD2	Trigger Inputs (Active Rising Edge)	1.5/1.0
CD1 — CD2	Clear Inputs (Active LOW)	1.5/1.0
Q	Pulse Output	24/7,06
		(6.2)
ā	Complementary Pulse Output	24/7.06
		(6.2)



1633

E-04

7-3 09600-1X

FUNCTIONAL DESCRIPTION — The 9600 monostable multivibrator has five inputs, three active HIGH and two active LOW. This allows leading-edge or trailing-edge triggering. The TTL inputs make triggering independent of input transition times. When input conditions for triggering are met, a new cycle starts and the external capacitor is rapidly discharged and then allowed to charge. An input cycle time shorter than the output cycle time will retrigger the 9600 and result in a continuous true output (see Rule 8). Retriggering may be inhibited by tying the negation $(\overline{\mathbb{Q}})$ output to an active LOW input. The output pulse may be terminated at any time by connecting either or both reset pins to a LOW logic level pin. Active pullups are provided on the outputs for good drive capability into capacitive loads.

Operating Notes


- 1. An external resistor (Rx) and an external capacitor (Cx) are required as shown in the logic diagram. The value of Rx may vary from 5.0 k Ω to 50 k Ω for 0° C to +75° C operation and from 5.0 k Ω to 25 k Ω for -55° C to +125° C operation. Cx may vary from 0 to any necessary value available.
- 2. The following are recommended fixed values of Rx: Rx = 30 k Ω for 0° C to +75° C operation, Rx = 10 k Ω for -55° C to +125° C operation.
- 3. The output pulse width (t) is defined as follows:
 - $t = 0.32 \text{ RxCx} \cdot 1 + 0.7/\text{Rx}$; Where Rx is in k Ω , Cx is in pF, t is in ns; for Cx < 103 pF. (see Figure a) The value of Cx may vary from 0 to any value necessary and obtainable. If however, Cx has leakage currents approaching 3.0 μ A or if stray capacitance from either pin 11 or pin 13 to ground exceeds 50 pF, the timing equation may not represent the pulse width obtained.
- 4. If electrolytic type capacitors are to be used, the following three configurations are recommended.
 - A. Use with low leakage electrolytic capacitors (see Figure b).
 - The normal RC configuration can be used predictably only if the forward capacitor leakage at 5.0 V is less than 3.0 μ A, and the inverse capacitor leakage at 1.0 V is less than 5.0 μ A over the operational temperature range and Rule 3 above is satisfied.
 - B. Use with high inverse leakage current electrolytic capacitors. (Figure c; this configuration is not recommended with retriggerable operation.)
 - The diode in this configuration prevents high inverse leakage currents through the capacitor by preventing an inverse voltage across the capacitor.
 - C. Use to obtain extended pulse widths. (Figure d; this configuration is not recommended with retriggerable operation.)
 - This configuration obtains extended pulse widths because of the larger timing resistor allowed by Beta multiplication. Electrolytics with high inverse leakage currents can be used. Q1 is an npn silicon transistor such as 2N5961 or 2N5962, with hre, R and Rx related as in the inequality below.
 - $R < R_X$ (0.7) (h_{FE} Q₁) or < 2.5 $M\Omega$, whichever is less
 - R_X (Min) < R_Y < R_X (Max) R_Y of 5.0 $k\Omega$ to 10 $k\Omega$ is recommended
- t ≈ 0.3 RCx 5. This circuit is recommended to obtain variable pulse width by remote trimming (Figure e).
- 6. Under any operating condition, Cx and Rx (min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
- 7. Input Trigger Pulse Rules (see Triggering Truth Table Figures f and g).
 - t_1 , $t_3 = Min.$ positive input pulse width > 40 ns.
 - t_2 , t_4 = Min. negative input pulse width > 40 ns.
- 8. The retrigger pulse width is equal to the pulse width t plus a delay time (see Figure h). For pulse widths greater than 500 ns, tw can be approximated as t.
 - $t_W = t + t_{PLH} = 0.32 R_X C_X (1 + 0.7/R_X) + t_{PLH}$
- 9. Two overriding active LOW resets are provided (see Figure i). A LOW to either or both resets can terminate any timing cycle and/or inhibit any new cycle until both reset inputs are restored to a HIGH. Trigger inputs will not produce spikes in the output when either or both resets are held LOW.
- 10. Use of a 0.01 μF to 0.1 μF bypass capacitor located close to the 9600 is recommended.

T-51-19

TRIG	GERING	TRUTH	TABLE

ł	INPUT PINS						RESPONSE	
1	2	3	4	5	9	10	RESPONSE	
×//	X L X	X X L	X X X	X	L X X	X X X	No Trigger No Trigger No Trigger	
H X H	H X X	# \ \ \	H X L	H X X H	H X H	H X X H	Trigger No Trigger No Trigger Trigger	

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial



OUTPUT PULSE WIDTH VERSUS TIMING RESISTANCE AND CAPACITANCE FOR $C_X < 10^3$ pF For $C_X \ge 10^3$ pF, t = 0.32 R_XC_X (1 + 0.7/R_X)




Fig. a




Fig. c




Fig. d




Fig. e Remote Trimming




Fig. f Input on Pin 1 or 2





Fig. g Input on Pin 3, 4 or 5









Fig. j






NORMALIZED OUTPUT PULSE WIDTH VERSUS SUPPLY VOLTAGE



MINIMUM OUTPUT PULSE WIDTH VERSUS AMBIENT TEMPERATURE



1636

SYMBOL	PARAMETER	L_	96	SXX	UNITS	CONDITIONS	
	1 Million and		Min	Max			
VoL	Output LOW Voltage	XM		0.4 0.45	V	$\frac{I_{OL} = 9.92 \text{ mA}^*}{I_{OL} = 11.3 \text{ mA}} V_{CC} = Min$	
Vol	Output LOW Voltage	XM XC		0.4 0.45	٧	I _{OL} = 12.8 mA, V _{CC} = Ma	
ViH	Input HIGH Voltage	XM XC	1.5 1.65	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	٧	T _A = Max	
VIL	Input LOW Voltage	XM XC		0.9 0.85	V	T _A = 25° C	
lıL	Input LOW Current	XM XC		-1.6 -1.6	mA	$V_{IN} = 0.4 \text{ V} V_{IN} = 0.45 \text{ V} $ $V_{CC} = \text{Max}$	
los	Output Short Circuit Current	XM XC		-25 -35	mA	V _{CC} = Max, V _{OUT} = 1.0 V T _A = 25° C	
IPD	Quiescent Power Supply Drain	XM XC		24 26	mA	V _{CC} = 5.0 V, Pins 1, 2 = Gnd	

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

			96XX		96XX			
SYMBOL	PARAMETER		CL =	15 pF	UNITS	CONDITIONS		
		Ī	Min	Max				
tPLH	Propagation Delay Ī _n to Q	XM		45 56	ns	$R_X = 5.0 \Omega$, $C_X = 0 pF$		
tPHL	Propagation Delay	XM		40 47	ns	Figs. 3-1, Fig. j		
t _w (Min)	Minimum Q Pulse Width	XM		100 120	ns	$R_X = 5.0 \Omega$, $C_X = 0 pF$		
t _w (Min)	Minimum Q Pulse Width	XM		112 130	ns	Fig. 3-1, Fig. j		
tw	Pulse Width	XM XC	3.2 3.08	3.76 3.76	μs	$R_X = 10 \text{ k}\Omega$, $C_X = 1000 \text{ pF}$ Fig. 3-1, Fig. j		

AC OPERATING REQUIREMENTS: V_{CC} = +5.0 V, T_A = +25°C

SYMBOL	PARAMETER		96	XX	UNITS	CONDITIONS
			Min	Max		
CSTRAY	Maximum Allowable Wiring Capacitance (Pin 13)			50	pF	Pin 13 to Gnd
R _X (Max)	Maximum Timing Resistor	XM XC	5.0 5.0	25 50	kΩ	Over Operating Temperature Range

*Ground Pin 11 for Vol. Pin 6 or VoH Pin 8 or los Pin 8, open Pin 11 for Vol. Pin 8 or VoH Pin 6 or los Pin 6.

1637 E-08 09600-5x